J. Borremans, S. Thijs, P. Wambacq, D. Linten, Yves Rolain, Maarten Kuijk
{"title":"基于5 kV HBM变压器的ESD保护5-6 GHz LNA","authors":"J. Borremans, S. Thijs, P. Wambacq, D. Linten, Yves Rolain, Maarten Kuijk","doi":"10.1109/VLSIC.2007.4342677","DOIUrl":null,"url":null,"abstract":"Integrated designs in deep-submicron CMOS require ESD protection for their I/O pins. Since CMOS scaling drastically lowers the breakdown voltage of a MOS transistor, the available design window for ESD protection is narrowing. An inductor-based ESD protection offers superb protection but is severely area consuming. In this paper we propose a transformer-based ESD protection for inductor-based LNAs. We demonstrate that the proposed technique offers excellent ESD protection and RF performance without the loss of area.","PeriodicalId":261092,"journal":{"name":"2007 IEEE Symposium on VLSI Circuits","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"A 5 kV HBM transformer-based ESD protected 5-6 GHz LNA\",\"authors\":\"J. Borremans, S. Thijs, P. Wambacq, D. Linten, Yves Rolain, Maarten Kuijk\",\"doi\":\"10.1109/VLSIC.2007.4342677\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Integrated designs in deep-submicron CMOS require ESD protection for their I/O pins. Since CMOS scaling drastically lowers the breakdown voltage of a MOS transistor, the available design window for ESD protection is narrowing. An inductor-based ESD protection offers superb protection but is severely area consuming. In this paper we propose a transformer-based ESD protection for inductor-based LNAs. We demonstrate that the proposed technique offers excellent ESD protection and RF performance without the loss of area.\",\"PeriodicalId\":261092,\"journal\":{\"name\":\"2007 IEEE Symposium on VLSI Circuits\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2007.4342677\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2007.4342677","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 5 kV HBM transformer-based ESD protected 5-6 GHz LNA
Integrated designs in deep-submicron CMOS require ESD protection for their I/O pins. Since CMOS scaling drastically lowers the breakdown voltage of a MOS transistor, the available design window for ESD protection is narrowing. An inductor-based ESD protection offers superb protection but is severely area consuming. In this paper we propose a transformer-based ESD protection for inductor-based LNAs. We demonstrate that the proposed technique offers excellent ESD protection and RF performance without the loss of area.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
