Liang Qi, Xinyu Qin, Sai-Weng Sin, Chixiao Chen, Fan Ye, G. Shi, Guoxing Wang
{"title":"连续时间MASH ΔΣ调制器的研究进展","authors":"Liang Qi, Xinyu Qin, Sai-Weng Sin, Chixiao Chen, Fan Ye, G. Shi, Guoxing Wang","doi":"10.1109/ASICON52560.2021.9620480","DOIUrl":null,"url":null,"abstract":"The maximum clock frequency of oversampled continuous-time (CT) delta sigma modulators (DSM) has increased significantly over the past decade, showing larger bandwidth capacity than their discrete-time counter parts. On the other hand, under a large clock rate,","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"170 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Advances in Continuous-time MASH ΔΣ Modulators\",\"authors\":\"Liang Qi, Xinyu Qin, Sai-Weng Sin, Chixiao Chen, Fan Ye, G. Shi, Guoxing Wang\",\"doi\":\"10.1109/ASICON52560.2021.9620480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The maximum clock frequency of oversampled continuous-time (CT) delta sigma modulators (DSM) has increased significantly over the past decade, showing larger bandwidth capacity than their discrete-time counter parts. On the other hand, under a large clock rate,\",\"PeriodicalId\":233584,\"journal\":{\"name\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"volume\":\"170 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON52560.2021.9620480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The maximum clock frequency of oversampled continuous-time (CT) delta sigma modulators (DSM) has increased significantly over the past decade, showing larger bandwidth capacity than their discrete-time counter parts. On the other hand, under a large clock rate,