M. Nakano, N. Shinmura, K. Iguchi, T. Watanabe, K. Sakiyama
{"title":"4nm电容器电介质的无氧化工艺","authors":"M. Nakano, N. Shinmura, K. Iguchi, T. Watanabe, K. Sakiyama","doi":"10.1109/VLSIT.1992.200621","DOIUrl":null,"url":null,"abstract":"An integrated process, composed of a vapor HF processor, a wafer carrier box with N/sub 2/ flow, and an SiN LPCVD system with N/sub 2/ flow load-lock, for realizing native-oxide free SiN formation is discussed. It has been found that an ON film having the equivalent oxide thickness of 4 nm can be obtained and further improvement may be possible. Therefore, it is expected to be a promising technology for the 64-Mb DRAM and beyond.<<ETX>>","PeriodicalId":404756,"journal":{"name":"1992 Symposium on VLSI Technology Digest of Technical Papers","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A native-oxide-free process for 4 nm capacitor dielectrics\",\"authors\":\"M. Nakano, N. Shinmura, K. Iguchi, T. Watanabe, K. Sakiyama\",\"doi\":\"10.1109/VLSIT.1992.200621\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An integrated process, composed of a vapor HF processor, a wafer carrier box with N/sub 2/ flow, and an SiN LPCVD system with N/sub 2/ flow load-lock, for realizing native-oxide free SiN formation is discussed. It has been found that an ON film having the equivalent oxide thickness of 4 nm can be obtained and further improvement may be possible. Therefore, it is expected to be a promising technology for the 64-Mb DRAM and beyond.<<ETX>>\",\"PeriodicalId\":404756,\"journal\":{\"name\":\"1992 Symposium on VLSI Technology Digest of Technical Papers\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1992 Symposium on VLSI Technology Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1992.200621\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 Symposium on VLSI Technology Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1992.200621","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A native-oxide-free process for 4 nm capacitor dielectrics
An integrated process, composed of a vapor HF processor, a wafer carrier box with N/sub 2/ flow, and an SiN LPCVD system with N/sub 2/ flow load-lock, for realizing native-oxide free SiN formation is discussed. It has been found that an ON film having the equivalent oxide thickness of 4 nm can be obtained and further improvement may be possible. Therefore, it is expected to be a promising technology for the 64-Mb DRAM and beyond.<>