一种集成文本和图形视频子系统的VLSI芯片组

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1986.1156992

W. Blake, P. English, N. Forrester, T. Furlong, R. Rose, R. Watson

{"title":"一种集成文本和图形视频子系统的VLSI芯片组","authors":"W. Blake, P. English, N. Forrester, T. Furlong, R. Rose, R. Watson","doi":"10.1109/ISSCC.1986.1156992","DOIUrl":null,"url":null,"abstract":"A chip set for a 1024×864 pixel, 60Hz non-interlaced display will be reported. The set allows simultaneous display of text and graphics at throughput rates of 20,000-characters per second and 8-million pixels per second, respectively. Features include smooth scrolling, clipping, scaling and rotation. In 3.5μm NMOS, typical power dissipation is 2W per chip.","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A VLSI chip set for an integrated text and graphics video subsystem\",\"authors\":\"W. Blake, P. English, N. Forrester, T. Furlong, R. Rose, R. Watson\",\"doi\":\"10.1109/ISSCC.1986.1156992\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A chip set for a 1024×864 pixel, 60Hz non-interlaced display will be reported. The set allows simultaneous display of text and graphics at throughput rates of 20,000-characters per second and 8-million pixels per second, respectively. Features include smooth scrolling, clipping, scaling and rotation. In 3.5μm NMOS, typical power dissipation is 2W per chip.\",\"PeriodicalId\":440688,\"journal\":{\"name\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"57 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1986.1156992\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1986.1156992","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

将报告用于1024×864像素，60Hz非隔行显示的芯片组。该设备允许同时显示文本和图形，吞吐量分别为每秒20,000个字符和每秒800万像素。功能包括平滑滚动，剪切，缩放和旋转。在3.5μm NMOS中，每个芯片的典型功耗为2W。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A VLSI chip set for an integrated text and graphics video subsystem

A chip set for a 1024×864 pixel, 60Hz non-interlaced display will be reported. The set allows simultaneous display of text and graphics at throughput rates of 20,000-characters per second and 8-million pixels per second, respectively. Features include smooth scrolling, clipping, scaling and rotation. In 3.5μm NMOS, typical power dissipation is 2W per chip.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量