倒装芯片技术:一种提供高密度互连的已知优良芯片的方法

G. Adema, C. Berry, N. Koopman, G. Rinne, E. Yung, I. Turlik
{"title":"倒装芯片技术:一种提供高密度互连的已知优良芯片的方法","authors":"G. Adema, C. Berry, N. Koopman, G. Rinne, E. Yung, I. Turlik","doi":"10.1109/ICMCM.1994.753527","DOIUrl":null,"url":null,"abstract":"Flip chip interconnections provide the highest interconnection density possible which makes this technology very attractive for use with multichip modules. However, several factors have hindered the use of this technology. These factors include the availability of bumped wafers and the inability to test and bum-in bumped chips before they are assembled onto a multichip module. MCNC has addressed both of these concerns by establishing a wafer bumping facility and by developing a method for the test and burn-in of bare die. The solder bump formation is based upon an electroplating process. The test and burn-in of bumped chips is accomplished using a unique process which utilizes a temporary metallurgical attachment to a test substrate. These processes are described in detail in the following sections.","PeriodicalId":363745,"journal":{"name":"Proceedings of the International Conference on Multichip Modules","volume":"118 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"Flip Chip Technology: A Method for Providing Known Good Die with High Density Interconnections\",\"authors\":\"G. Adema, C. Berry, N. Koopman, G. Rinne, E. Yung, I. Turlik\",\"doi\":\"10.1109/ICMCM.1994.753527\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Flip chip interconnections provide the highest interconnection density possible which makes this technology very attractive for use with multichip modules. However, several factors have hindered the use of this technology. These factors include the availability of bumped wafers and the inability to test and bum-in bumped chips before they are assembled onto a multichip module. MCNC has addressed both of these concerns by establishing a wafer bumping facility and by developing a method for the test and burn-in of bare die. The solder bump formation is based upon an electroplating process. The test and burn-in of bumped chips is accomplished using a unique process which utilizes a temporary metallurgical attachment to a test substrate. These processes are described in detail in the following sections.\",\"PeriodicalId\":363745,\"journal\":{\"name\":\"Proceedings of the International Conference on Multichip Modules\",\"volume\":\"118 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the International Conference on Multichip Modules\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMCM.1994.753527\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the International Conference on Multichip Modules","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMCM.1994.753527","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

摘要

倒装芯片互连提供了最高的互连密度,这使得该技术对多芯片模块的使用非常有吸引力。然而,有几个因素阻碍了这项技术的使用。这些因素包括碰撞晶圆的可用性,以及在组装到多芯片模块之前无法测试和磨合碰撞芯片。MCNC通过建立晶圆碰撞设备和开发裸模测试和烧蚀方法解决了这两个问题。焊料凸起的形成基于电镀工艺。凸起芯片的测试和烧成是使用一种独特的工艺来完成的,该工艺利用临时冶金附着到测试基板上。下面几节将详细描述这些过程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Flip Chip Technology: A Method for Providing Known Good Die with High Density Interconnections
Flip chip interconnections provide the highest interconnection density possible which makes this technology very attractive for use with multichip modules. However, several factors have hindered the use of this technology. These factors include the availability of bumped wafers and the inability to test and bum-in bumped chips before they are assembled onto a multichip module. MCNC has addressed both of these concerns by establishing a wafer bumping facility and by developing a method for the test and burn-in of bare die. The solder bump formation is based upon an electroplating process. The test and burn-in of bumped chips is accomplished using a unique process which utilizes a temporary metallurgical attachment to a test substrate. These processes are described in detail in the following sections.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信