利用BLT (Bi,La)/亚4/Ti/亚3/O/亚12/和LaAlO/亚3/缓冲层制备MFIS二极管

B. Park, H. Ishiwara
{"title":"利用BLT (Bi,La)/亚4/Ti/亚3/O/亚12/和LaAlO/亚3/缓冲层制备MFIS二极管","authors":"B. Park, H. Ishiwara","doi":"10.1109/ISAF.2002.1195895","DOIUrl":null,"url":null,"abstract":"We fabricated MFIS (metal-ferroelectric-insulator-semiconductor) diodes with Bi/sub 3.35/La/sub 0.75/Ti/sub 3/O/sub 12/ (BLT) films and lanthanum aluminate (LaAlO/sub 3/) buffer layers formed on Si(100) substrates. LaAlO/sub 3/ films were prepared by an MBE (molecular beam epitaxy) method. After the film deposition, they were subjected to ex site N/sub 2/ annealing in a rapid thermal annealing (RTA) furnace at 800/spl deg/C for 1 min. BLT films (150 nm) were deposited on these LaAlO/sub 3//Si structures using a sol-gel technique. The memory window of this BLT film annealed in O/sub 2/ ambient at 750/spl deg/C for 10 min was about 2.7 V. It was found that the leakage current density was on the order of 10/sup -6/ A/cm/sup 2/ at an electric field of 500 kV/cm. It was also found from the retention measurement that the capacitance values biased at a voltage in the hysteresis loop did not change for more than 3 hours.","PeriodicalId":415725,"journal":{"name":"Proceedings of the 13th IEEE International Symposium on Applications of Ferroelectrics, 2002. ISAF 2002.","volume":"32 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Fabrication of MFIS diodes using BLT (Bi,La)/sub 4/Ti/sub 3/O/sub 12/ and LaAlO/sub 3/ buffer layers\",\"authors\":\"B. Park, H. Ishiwara\",\"doi\":\"10.1109/ISAF.2002.1195895\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We fabricated MFIS (metal-ferroelectric-insulator-semiconductor) diodes with Bi/sub 3.35/La/sub 0.75/Ti/sub 3/O/sub 12/ (BLT) films and lanthanum aluminate (LaAlO/sub 3/) buffer layers formed on Si(100) substrates. LaAlO/sub 3/ films were prepared by an MBE (molecular beam epitaxy) method. After the film deposition, they were subjected to ex site N/sub 2/ annealing in a rapid thermal annealing (RTA) furnace at 800/spl deg/C for 1 min. BLT films (150 nm) were deposited on these LaAlO/sub 3//Si structures using a sol-gel technique. The memory window of this BLT film annealed in O/sub 2/ ambient at 750/spl deg/C for 10 min was about 2.7 V. It was found that the leakage current density was on the order of 10/sup -6/ A/cm/sup 2/ at an electric field of 500 kV/cm. It was also found from the retention measurement that the capacitance values biased at a voltage in the hysteresis loop did not change for more than 3 hours.\",\"PeriodicalId\":415725,\"journal\":{\"name\":\"Proceedings of the 13th IEEE International Symposium on Applications of Ferroelectrics, 2002. ISAF 2002.\",\"volume\":\"32 6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-05-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 13th IEEE International Symposium on Applications of Ferroelectrics, 2002. ISAF 2002.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISAF.2002.1195895\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 13th IEEE International Symposium on Applications of Ferroelectrics, 2002. ISAF 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISAF.2002.1195895","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

采用Bi/sub 3.35/La/sub 0.75/Ti/sub 3/O/sub 12/ (BLT)薄膜和在Si(100)衬底上形成的铝酸镧(LaAlO/sub 3/)缓冲层制备了MFIS(金属-铁电-绝缘体-半导体)二极管。采用分子束外延法制备LaAlO/ sub3 /薄膜。薄膜沉积后,在快速热退火(RTA)炉中以800/spl度/C进行非原位N/sub - 2/退火1 min。利用溶胶-凝胶技术在LaAlO/sub - 3//Si结构上沉积了150 nm的BLT薄膜。该薄膜在0/ sub / 2/环境下750/spl℃退火10 min后的记忆窗口约为2.7 V。在500 kV/cm的电场下,泄漏电流密度约为10/sup -6/ A/cm/sup 2/。从保持测量中还发现,在滞后回路中电压偏置的电容值在超过3小时内没有变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Fabrication of MFIS diodes using BLT (Bi,La)/sub 4/Ti/sub 3/O/sub 12/ and LaAlO/sub 3/ buffer layers
We fabricated MFIS (metal-ferroelectric-insulator-semiconductor) diodes with Bi/sub 3.35/La/sub 0.75/Ti/sub 3/O/sub 12/ (BLT) films and lanthanum aluminate (LaAlO/sub 3/) buffer layers formed on Si(100) substrates. LaAlO/sub 3/ films were prepared by an MBE (molecular beam epitaxy) method. After the film deposition, they were subjected to ex site N/sub 2/ annealing in a rapid thermal annealing (RTA) furnace at 800/spl deg/C for 1 min. BLT films (150 nm) were deposited on these LaAlO/sub 3//Si structures using a sol-gel technique. The memory window of this BLT film annealed in O/sub 2/ ambient at 750/spl deg/C for 10 min was about 2.7 V. It was found that the leakage current density was on the order of 10/sup -6/ A/cm/sup 2/ at an electric field of 500 kV/cm. It was also found from the retention measurement that the capacitance values biased at a voltage in the hysteresis loop did not change for more than 3 hours.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信