模拟数字:二进制乘法器中的位级冗余

A. Saed, M. Ahmadi, G. Jullien
{"title":"模拟数字:二进制乘法器中的位级冗余","authors":"A. Saed, M. Ahmadi, G. Jullien","doi":"10.1109/ACSSC.1998.750861","DOIUrl":null,"url":null,"abstract":"The overlap resolution number system (ORNS) employs bit level residue arithmetic, and opens up a powerful approach to digital computing with analog processing elements. This new redundant representation of signals, with continuous valued digits, makes the accuracy of time sampled signal processing independent from the accuracy of the analog circuitry itself. A new proposed methodology for interfacing with binary numbers applies analog digits to digital arithmetic and introduces carry free bit level operations. Refreshment circuits warrant the validity of the analog digits, and the necessity and location of these circuits chiefly determine the complexity of a binary multiplier.","PeriodicalId":393743,"journal":{"name":"Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284)","volume":"150 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Analog digits: bit level redundancy in a binary multiplier\",\"authors\":\"A. Saed, M. Ahmadi, G. Jullien\",\"doi\":\"10.1109/ACSSC.1998.750861\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The overlap resolution number system (ORNS) employs bit level residue arithmetic, and opens up a powerful approach to digital computing with analog processing elements. This new redundant representation of signals, with continuous valued digits, makes the accuracy of time sampled signal processing independent from the accuracy of the analog circuitry itself. A new proposed methodology for interfacing with binary numbers applies analog digits to digital arithmetic and introduces carry free bit level operations. Refreshment circuits warrant the validity of the analog digits, and the necessity and location of these circuits chiefly determine the complexity of a binary multiplier.\",\"PeriodicalId\":393743,\"journal\":{\"name\":\"Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284)\",\"volume\":\"150 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACSSC.1998.750861\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACSSC.1998.750861","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

重叠分辨率数系统采用位级残差算法,为模拟处理单元的数字计算开辟了一条强有力的途径。这种新的冗余信号表示法,用连续数值表示,使得时间采样信号处理的精度独立于模拟电路本身的精度。提出了一种新的与二进制数接口的方法,将模拟数字应用于数字算法,并引入了免进位的位水平操作。刷新电路保证了模拟数字的有效性,这些电路的必要性和位置主要决定了二进制乘法器的复杂度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analog digits: bit level redundancy in a binary multiplier
The overlap resolution number system (ORNS) employs bit level residue arithmetic, and opens up a powerful approach to digital computing with analog processing elements. This new redundant representation of signals, with continuous valued digits, makes the accuracy of time sampled signal processing independent from the accuracy of the analog circuitry itself. A new proposed methodology for interfacing with binary numbers applies analog digits to digital arithmetic and introduces carry free bit level operations. Refreshment circuits warrant the validity of the analog digits, and the necessity and location of these circuits chiefly determine the complexity of a binary multiplier.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信