高带宽半数字锁相环，工作频率范围大

2011 NORCHIP Pub Date : 2011-11-01 DOI:10.1109/NORCHP.2011.6126710

Vivekanandh Elangovan, M. Dietl, P. Sareen

{"title":"高带宽半数字锁相环，工作频率范围大","authors":"Vivekanandh Elangovan, M. Dietl, P. Sareen","doi":"10.1109/NORCHP.2011.6126710","DOIUrl":null,"url":null,"abstract":"A new method of designing a very high bandwidth semi-digital PLL with a large operating frequency range from 100MHz to 1GHz is proposed. The PLL is modelled in Z-domain. The simulation results is also matched with the modelling to ensure that the PLL is stable for very high bandwidth. The bandwidth achieved is (1 over 4)th of the input reference frequency for the whole operating range mentioned.","PeriodicalId":108291,"journal":{"name":"2011 NORCHIP","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Very high bandwidth semi-digital PLL with large operating frequency range\",\"authors\":\"Vivekanandh Elangovan, M. Dietl, P. Sareen\",\"doi\":\"10.1109/NORCHP.2011.6126710\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new method of designing a very high bandwidth semi-digital PLL with a large operating frequency range from 100MHz to 1GHz is proposed. The PLL is modelled in Z-domain. The simulation results is also matched with the modelling to ensure that the PLL is stable for very high bandwidth. The bandwidth achieved is (1 over 4)th of the input reference frequency for the whole operating range mentioned.\",\"PeriodicalId\":108291,\"journal\":{\"name\":\"2011 NORCHIP\",\"volume\":\"85 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 NORCHIP\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHP.2011.6126710\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 NORCHIP","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHP.2011.6126710","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

提出了一种设计工作频率在100MHz ~ 1GHz范围内的高带宽半数字锁相环的新方法。在z域对锁相环进行建模。仿真结果与模型相吻合，保证了锁相环在高带宽下的稳定性。所获得的带宽是上述整个工作范围内输入参考频率的(1 / 4)倍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Very high bandwidth semi-digital PLL with large operating frequency range

A new method of designing a very high bandwidth semi-digital PLL with a large operating frequency range from 100MHz to 1GHz is proposed. The PLL is modelled in Z-domain. The simulation results is also matched with the modelling to ensure that the PLL is stable for very high bandwidth. The bandwidth achieved is (1 over 4)th of the input reference frequency for the whole operating range mentioned.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 NORCHIP

自引率

0.00%

发文量