E. Dharmarajan, Shengnian Song, L. Mclaughlin, J. Guan, J. Gazda, E. Lin, W. Qi, H. Shiraiwa, J. Hussey, J. Lansford, B. Banerjee
{"title":"高密度记忆体产品的间隔蚀刻优化,以消除磁芯泄漏故障","authors":"E. Dharmarajan, Shengnian Song, L. Mclaughlin, J. Guan, J. Gazda, E. Lin, W. Qi, H. Shiraiwa, J. Hussey, J. Lansford, B. Banerjee","doi":"10.1109/ISSM.2007.4446867","DOIUrl":null,"url":null,"abstract":"Through this work, we present a core leakage failure mechanism in our 90 nm high density memory products which was found to be related to etch process loading sensitivity to high density. Process optimization was done to fix the problem while maintaining sufficient etch margin against stringers.","PeriodicalId":325607,"journal":{"name":"2007 International Symposium on Semiconductor Manufacturing","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Spacer etch optimization on high density memory products to eliminate core leakage failures\",\"authors\":\"E. Dharmarajan, Shengnian Song, L. Mclaughlin, J. Guan, J. Gazda, E. Lin, W. Qi, H. Shiraiwa, J. Hussey, J. Lansford, B. Banerjee\",\"doi\":\"10.1109/ISSM.2007.4446867\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Through this work, we present a core leakage failure mechanism in our 90 nm high density memory products which was found to be related to etch process loading sensitivity to high density. Process optimization was done to fix the problem while maintaining sufficient etch margin against stringers.\",\"PeriodicalId\":325607,\"journal\":{\"name\":\"2007 International Symposium on Semiconductor Manufacturing\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Symposium on Semiconductor Manufacturing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSM.2007.4446867\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on Semiconductor Manufacturing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSM.2007.4446867","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Spacer etch optimization on high density memory products to eliminate core leakage failures
Through this work, we present a core leakage failure mechanism in our 90 nm high density memory products which was found to be related to etch process loading sensitivity to high density. Process optimization was done to fix the problem while maintaining sufficient etch margin against stringers.