Aishwarya Bahudhanam Venkatasubramaniyan, A. Sanyal
{"title":"基于亚阈值区域分压器阵列的物理不可克隆函数","authors":"Aishwarya Bahudhanam Venkatasubramaniyan, A. Sanyal","doi":"10.1109/MWSCAS.2018.8624014","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel architecture of a simple, low energy silicon physically unclonable function arrays depending on the large random variation of threshold voltage of MOSFETs operating in subthreshold region. The proposed structure is a strong silicon PUF with 260 challenge response pairs and consumes an energy of 0.48pJ/bit. The PUF is simulated in 65nm CMOS technology and has a normalized inter-HD of 0.4982 and intra-HD of 0.0225.","PeriodicalId":365263,"journal":{"name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Physically Unclonable Function based on Voltage Divider Arrays in Subthreshold Region\",\"authors\":\"Aishwarya Bahudhanam Venkatasubramaniyan, A. Sanyal\",\"doi\":\"10.1109/MWSCAS.2018.8624014\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a novel architecture of a simple, low energy silicon physically unclonable function arrays depending on the large random variation of threshold voltage of MOSFETs operating in subthreshold region. The proposed structure is a strong silicon PUF with 260 challenge response pairs and consumes an energy of 0.48pJ/bit. The PUF is simulated in 65nm CMOS technology and has a normalized inter-HD of 0.4982 and intra-HD of 0.0225.\",\"PeriodicalId\":365263,\"journal\":{\"name\":\"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2018.8624014\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2018.8624014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Physically Unclonable Function based on Voltage Divider Arrays in Subthreshold Region
This paper proposes a novel architecture of a simple, low energy silicon physically unclonable function arrays depending on the large random variation of threshold voltage of MOSFETs operating in subthreshold region. The proposed structure is a strong silicon PUF with 260 challenge response pairs and consumes an energy of 0.48pJ/bit. The PUF is simulated in 65nm CMOS technology and has a normalized inter-HD of 0.4982 and intra-HD of 0.0225.