用于低功率高速均衡器的可调谐无源滤波器

2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers. Pub Date : 2006-06-15 DOI:10.1109/VLSIC.2006.1705378

Ruifeng Sun, Jaejin Park, F. O’Mahony, C. Yue

{"title":"用于低功率高速均衡器的可调谐无源滤波器","authors":"Ruifeng Sun, Jaejin Park, F. O’Mahony, C. Yue","doi":"10.1109/VLSIC.2006.1705378","DOIUrl":null,"url":null,"abstract":"This paper presents the design and implementation of an integrated tunable passive filter for low-power continuous-time adaptive equalization. Based on a broadband matched high-pass filter topology, a PMOS biased in linear region is used to adjust the low-frequency attenuation for equalizing channel losses. A 0.13-mum prototype demonstrates gain compensation up to 17 dB at 5 GHz without any power consumption","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"180 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":"{\"title\":\"A Tunable Passive Filter for Low-Power High-Speed Equalizers\",\"authors\":\"Ruifeng Sun, Jaejin Park, F. O’Mahony, C. Yue\",\"doi\":\"10.1109/VLSIC.2006.1705378\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and implementation of an integrated tunable passive filter for low-power continuous-time adaptive equalization. Based on a broadband matched high-pass filter topology, a PMOS biased in linear region is used to adjust the low-frequency attenuation for equalizing channel losses. A 0.13-mum prototype demonstrates gain compensation up to 17 dB at 5 GHz without any power consumption\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"180 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"20\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705378\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705378","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 20

摘要

本文介绍了一种集成可调谐无源滤波器的设计与实现，用于低功率连续时间自适应均衡。基于宽带匹配高通滤波器拓扑，采用线性偏置的PMOS调节低频衰减，均衡信道损耗。一个0.13 μ m的原型演示了增益补偿高达17 dB，在5 GHz下没有任何功耗

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Tunable Passive Filter for Low-Power High-Speed Equalizers

This paper presents the design and implementation of an integrated tunable passive filter for low-power continuous-time adaptive equalization. Based on a broadband matched high-pass filter topology, a PMOS biased in linear region is used to adjust the low-frequency attenuation for equalizing channel losses. A 0.13-mum prototype demonstrates gain compensation up to 17 dB at 5 GHz without any power consumption

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.

自引率

0.00%

发文量