{"title":"全片数字辅助LDO调节器与改进的调节和瞬态响应","authors":"Han Li, Chenchang Zhan, Ning Zhang","doi":"10.1109/ISVLSI.2018.00038","DOIUrl":null,"url":null,"abstract":"This paper proposes a fully-on-chip mixed-mode low-dropout (LDO) regulator with regulation and transient response enhanced. A Miller compensation capacitor and a buffer stage are used to achieve stability and improve power MOS gate slew rate. The ultra-fast voltage buffer helps further improve the load transient recovery speed and reduce the chip area due to its wider voltage swing. With the help of the digital regulation part, the supported maximum load current is significantly improved. The proof-of-concept LDO design is fabricated in a standard 0.18-mm CMOS technology. The maximum load current is 150 mA, the output voltage is 1 V and the dropout voltage is 0.2 V. The load regulation is 0.17 mV/mA.","PeriodicalId":114330,"journal":{"name":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"364 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Fully-on-Chip Digitally Assisted LDO Regulator with Improved Regulation and Transient Responses\",\"authors\":\"Han Li, Chenchang Zhan, Ning Zhang\",\"doi\":\"10.1109/ISVLSI.2018.00038\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a fully-on-chip mixed-mode low-dropout (LDO) regulator with regulation and transient response enhanced. A Miller compensation capacitor and a buffer stage are used to achieve stability and improve power MOS gate slew rate. The ultra-fast voltage buffer helps further improve the load transient recovery speed and reduce the chip area due to its wider voltage swing. With the help of the digital regulation part, the supported maximum load current is significantly improved. The proof-of-concept LDO design is fabricated in a standard 0.18-mm CMOS technology. The maximum load current is 150 mA, the output voltage is 1 V and the dropout voltage is 0.2 V. The load regulation is 0.17 mV/mA.\",\"PeriodicalId\":114330,\"journal\":{\"name\":\"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"volume\":\"364 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2018.00038\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2018.00038","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
摘要
本文提出了一种增强了稳压和瞬态响应的全片混合模式低差(LDO)稳压器。采用米勒补偿电容器和缓冲级来实现稳定性和提高功率MOS栅极压转率。超高速电压缓冲器有助于进一步提高负载瞬态恢复速度,并由于其更宽的电压摆动而减少芯片面积。在数字调节部分的帮助下,支持的最大负载电流显着提高。概念验证LDO设计采用标准的0.18 mm CMOS技术制造。最大负载电流150ma,输出电压1v,压降电压0.2 V。负载调节为0.17 mV/mA。
Fully-on-Chip Digitally Assisted LDO Regulator with Improved Regulation and Transient Responses
This paper proposes a fully-on-chip mixed-mode low-dropout (LDO) regulator with regulation and transient response enhanced. A Miller compensation capacitor and a buffer stage are used to achieve stability and improve power MOS gate slew rate. The ultra-fast voltage buffer helps further improve the load transient recovery speed and reduce the chip area due to its wider voltage swing. With the help of the digital regulation part, the supported maximum load current is significantly improved. The proof-of-concept LDO design is fabricated in a standard 0.18-mm CMOS technology. The maximum load current is 150 mA, the output voltage is 1 V and the dropout voltage is 0.2 V. The load regulation is 0.17 mV/mA.