专门定制电路-第6节

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571) Pub Date : 1900-01-01 DOI:10.1109/cicc.2004.1358741

J. Snyder

{"title":"专门定制电路-第6节","authors":"J. Snyder","doi":"10.1109/cicc.2004.1358741","DOIUrl":null,"url":null,"abstract":"Deep sub-micron technologies dictated circuit design techniques that emphasized power management through clock gating, dynamic voltage scaling, sleep mode(s), and device sizing; to mention but a few of those techniques. It also enabled a high level of integration which dictated managing several clock domains on a single chip. Meanwhile, noise, signal integrity, and low device breakdown voltages continue to make circuit design more challenging.","PeriodicalId":407909,"journal":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Specialized custom circuits - Session 6\",\"authors\":\"J. Snyder\",\"doi\":\"10.1109/cicc.2004.1358741\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Deep sub-micron technologies dictated circuit design techniques that emphasized power management through clock gating, dynamic voltage scaling, sleep mode(s), and device sizing; to mention but a few of those techniques. It also enabled a high level of integration which dictated managing several clock domains on a single chip. Meanwhile, noise, signal integrity, and low device breakdown voltages continue to make circuit design more challenging.\",\"PeriodicalId\":407909,\"journal\":{\"name\":\"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/cicc.2004.1358741\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/cicc.2004.1358741","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

深亚微米技术决定了电路设计技术，强调通过时钟门控、动态电压缩放、睡眠模式和器件尺寸进行电源管理;这里只提到其中的一些技巧。它还实现了高水平的集成，这要求在单个芯片上管理多个时钟域。同时，噪声、信号完整性和低器件击穿电压继续使电路设计更具挑战性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Specialized custom circuits - Session 6

Deep sub-micron technologies dictated circuit design techniques that emphasized power management through clock gating, dynamic voltage scaling, sleep mode(s), and device sizing; to mention but a few of those techniques. It also enabled a high level of integration which dictated managing several clock domains on a single chip. Meanwhile, noise, signal integrity, and low device breakdown voltages continue to make circuit design more challenging.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

自引率

0.00%

发文量