A. Pradeep, S. Radha, Nestham Sujay, Panchagnula Venkata Janaki Ram, G. V. Ganesh, P. Nagabushanam
{"title":"用于高性能VLSI架构的64位多匹配优先编码器(MPE64)","authors":"A. Pradeep, S. Radha, Nestham Sujay, Panchagnula Venkata Janaki Ram, G. V. Ganesh, P. Nagabushanam","doi":"10.1109/PARC52418.2022.9726671","DOIUrl":null,"url":null,"abstract":"Encoders are crucial for digital storage, memory technologies. There exist many approaches to increase the performance of encoders. In this paper, we considered 8-bit and 64-bit prioritized encoders, where LSB bit in the input is given higher priority and prioritization is carried out prior to encoder process. Thereby, latency in 64-bit is at least 8 times that of latency in 8-bit. Further using multi-match priority in which input 64 bit is split into 8 sections and prioritization is done prior to encoder which improves the performance. Simulation is carried out in Xilinx.","PeriodicalId":158896,"journal":{"name":"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-01-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"64-bit Multi-match Priority Encoder (MPE64) for High Performance VLSI Architectures\",\"authors\":\"A. Pradeep, S. Radha, Nestham Sujay, Panchagnula Venkata Janaki Ram, G. V. Ganesh, P. Nagabushanam\",\"doi\":\"10.1109/PARC52418.2022.9726671\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Encoders are crucial for digital storage, memory technologies. There exist many approaches to increase the performance of encoders. In this paper, we considered 8-bit and 64-bit prioritized encoders, where LSB bit in the input is given higher priority and prioritization is carried out prior to encoder process. Thereby, latency in 64-bit is at least 8 times that of latency in 8-bit. Further using multi-match priority in which input 64 bit is split into 8 sections and prioritization is done prior to encoder which improves the performance. Simulation is carried out in Xilinx.\",\"PeriodicalId\":158896,\"journal\":{\"name\":\"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-01-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PARC52418.2022.9726671\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PARC52418.2022.9726671","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
64-bit Multi-match Priority Encoder (MPE64) for High Performance VLSI Architectures
Encoders are crucial for digital storage, memory technologies. There exist many approaches to increase the performance of encoders. In this paper, we considered 8-bit and 64-bit prioritized encoders, where LSB bit in the input is given higher priority and prioritization is carried out prior to encoder process. Thereby, latency in 64-bit is at least 8 times that of latency in 8-bit. Further using multi-match priority in which input 64 bit is split into 8 sections and prioritization is done prior to encoder which improves the performance. Simulation is carried out in Xilinx.