模拟前端放大器的ECG应用与前馈EOS抵消

Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test Pub Date : 2014-04-28 DOI:10.1109/VLSI-DAT.2014.6834895

Chih-Chan Tu, Tsung-Hsien Lin

{"title":"模拟前端放大器的ECG应用与前馈EOS抵消","authors":"Chih-Chan Tu, Tsung-Hsien Lin","doi":"10.1109/VLSI-DAT.2014.6834895","DOIUrl":null,"url":null,"abstract":"This paper presents a low-noise low-power Instrumentation Amplifier (IA) for ECG applications. Chopped capacitively-coupled IA (CCIA) is built to precisely define the gain and avoid flicker noise. The circuit for electrode offset (EOS) cancellation is implemented in feed-forward (FF) manner with an area-efficient SC integrator. The FF architecture uses less capacitor ratio to define the low HPF corner than the feedback architecture. Implemented in a 0.18-μm process, the circuit draws 4.2 μA from a 1.8 V supply, and occupies 0.63mm2. The total integrated noise from 0.5 to 100Hz is 7.37 μVrms.","PeriodicalId":267124,"journal":{"name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","volume":"352 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Analog front-end amplifier for ECG applications with feed-forward EOS cancellation\",\"authors\":\"Chih-Chan Tu, Tsung-Hsien Lin\",\"doi\":\"10.1109/VLSI-DAT.2014.6834895\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low-noise low-power Instrumentation Amplifier (IA) for ECG applications. Chopped capacitively-coupled IA (CCIA) is built to precisely define the gain and avoid flicker noise. The circuit for electrode offset (EOS) cancellation is implemented in feed-forward (FF) manner with an area-efficient SC integrator. The FF architecture uses less capacitor ratio to define the low HPF corner than the feedback architecture. Implemented in a 0.18-μm process, the circuit draws 4.2 μA from a 1.8 V supply, and occupies 0.63mm2. The total integrated noise from 0.5 to 100Hz is 7.37 μVrms.\",\"PeriodicalId\":267124,\"journal\":{\"name\":\"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"352 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-04-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2014.6834895\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2014.6834895","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 7

摘要

介绍了一种用于心电的低噪声低功率仪表放大器。为了精确地定义增益和避免频闪噪声，构建了斩波电容耦合内插(CCIA)。电极偏移(EOS)抵消电路采用前馈(FF)方式，采用面积高效的SC积分器。FF架构比反馈架构使用更少的电容比来定义低HPF角。该电路采用0.18 μm工艺，在1.8 V电源下功耗4.2 μA，占地0.63mm2。0.5 ~ 100Hz的总集成噪声为7.37 μVrms。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Analog front-end amplifier for ECG applications with feed-forward EOS cancellation

This paper presents a low-noise low-power Instrumentation Amplifier (IA) for ECG applications. Chopped capacitively-coupled IA (CCIA) is built to precisely define the gain and avoid flicker noise. The circuit for electrode offset (EOS) cancellation is implemented in feed-forward (FF) manner with an area-efficient SC integrator. The FF architecture uses less capacitor ratio to define the low HPF corner than the feedback architecture. Implemented in a 0.18-μm process, the circuit draws 4.2 μA from a 1.8 V supply, and occupies 0.63mm2. The total integrated noise from 0.5 to 100Hz is 7.37 μVrms.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test

自引率

0.00%

发文量