H.B. Druckerman, M. P. Kusko, S. Pateras, P. Shephard
{"title":"各种测试技术设计的成本权衡","authors":"H.B. Druckerman, M. P. Kusko, S. Pateras, P. Shephard","doi":"10.1109/ICEDTM.1994.496091","DOIUrl":null,"url":null,"abstract":"Test cost is becoming a major factor in today's complex chip designs. One approach to lower test cost is to have the product test, or help test, itself. There are a wide variety of Design-for-Test techniques that have been developed for this purpose. A number of these techniques are evaluated against various related cost issues.","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Cost trade-offs of various design for test techniques\",\"authors\":\"H.B. Druckerman, M. P. Kusko, S. Pateras, P. Shephard\",\"doi\":\"10.1109/ICEDTM.1994.496091\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Test cost is becoming a major factor in today's complex chip designs. One approach to lower test cost is to have the product test, or help test, itself. There are a wide variety of Design-for-Test techniques that have been developed for this purpose. A number of these techniques are evaluated against various related cost issues.\",\"PeriodicalId\":319739,\"journal\":{\"name\":\"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-05-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEDTM.1994.496091\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEDTM.1994.496091","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Cost trade-offs of various design for test techniques
Test cost is becoming a major factor in today's complex chip designs. One approach to lower test cost is to have the product test, or help test, itself. There are a wide variety of Design-for-Test techniques that have been developed for this purpose. A number of these techniques are evaluated against various related cost issues.