一种应用于WLAN系统的面积和功耗高效的笛卡尔移相器+混频器电路

2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Pub Date : 2007-06-03 DOI:10.1109/RFIC.2007.380900

A. Afsahi, A. Behzad, S. Au, R. Roufoogaran, J. Rael

{"title":"一种应用于WLAN系统的面积和功耗高效的笛卡尔移相器+混频器电路","authors":"A. Afsahi, A. Behzad, S. Au, R. Roufoogaran, J. Rael","doi":"10.1109/RFIC.2007.380900","DOIUrl":null,"url":null,"abstract":"A two-antenna array receiver is designed for WLAN application to build a maximum ratio combiner (MRC) system. A new signal-path Cartesian phase generation and combination technique is proposed to shift the RF signal by 22.5 phase steps. The 3 dB improvement in received SNR is achieved in comparison to single path receiver. The 0.29 mm^2 RF paths consumes 30 mW in 0.13 mum CMOS process.","PeriodicalId":356468,"journal":{"name":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"An Area and Power Efficient Cartesian Phase Shifter + Mixer Circuit Applied to WLAN System\",\"authors\":\"A. Afsahi, A. Behzad, S. Au, R. Roufoogaran, J. Rael\",\"doi\":\"10.1109/RFIC.2007.380900\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A two-antenna array receiver is designed for WLAN application to build a maximum ratio combiner (MRC) system. A new signal-path Cartesian phase generation and combination technique is proposed to shift the RF signal by 22.5 phase steps. The 3 dB improvement in received SNR is achieved in comparison to single path receiver. The 0.29 mm^2 RF paths consumes 30 mW in 0.13 mum CMOS process.\",\"PeriodicalId\":356468,\"journal\":{\"name\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"volume\":\"68 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2007.380900\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2007.380900","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

设计了一种用于WLAN应用的双天线阵列接收机，用于构建最大比组合(MRC)系统。提出了一种新的信号路径笛卡尔相位产生与组合技术，使射频信号移位22.5个相位步长。与单路接收机相比，接收信噪比提高了3db。0.29 mm^2的RF路径在0.13 μ m CMOS工艺中消耗30 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An Area and Power Efficient Cartesian Phase Shifter + Mixer Circuit Applied to WLAN System

A two-antenna array receiver is designed for WLAN application to build a maximum ratio combiner (MRC) system. A new signal-path Cartesian phase generation and combination technique is proposed to shift the RF signal by 22.5 phase steps. The 3 dB improvement in received SNR is achieved in comparison to single path receiver. The 0.29 mm^2 RF paths consumes 30 mW in 0.13 mum CMOS process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium

自引率

0.00%

发文量