带占空比纠错的66- 400mhz自适应锁模DLL电路[用于dram]

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) Pub Date : 2001-06-14 DOI:10.1109/VLSIC.2001.934188

Y. Okuda, M. Horiguchi, Y. Nakagome

{"title":"带占空比纠错的66- 400mhz自适应锁模DLL电路[用于dram]","authors":"Y. Okuda, M. Horiguchi, Y. Nakagome","doi":"10.1109/VLSIC.2001.934188","DOIUrl":null,"url":null,"abstract":"A DLL circuit featuring variable \"lock mode\" and correction of duty-cycle error is described. The DLL circuit has a wide locking range from under 66 MHz to 400 MHz. The chip area and power consumption at 400 MHz are 0.33 mm/sup 2/ and 24 mW, respectively.","PeriodicalId":346869,"journal":{"name":"2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 66-400 MHz, adaptive-lock-mode DLL circuit with duty-cycle error correction [for SDRAMs]\",\"authors\":\"Y. Okuda, M. Horiguchi, Y. Nakagome\",\"doi\":\"10.1109/VLSIC.2001.934188\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A DLL circuit featuring variable \\\"lock mode\\\" and correction of duty-cycle error is described. The DLL circuit has a wide locking range from under 66 MHz to 400 MHz. The chip area and power consumption at 400 MHz are 0.33 mm/sup 2/ and 24 mW, respectively.\",\"PeriodicalId\":346869,\"journal\":{\"name\":\"2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)\",\"volume\":\"72 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2001.934188\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2001.934188","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 7

摘要

介绍了一种具有可变“锁模”和占空比误差校正功能的动态链接电路。DLL电路具有从66兆赫到400兆赫的宽锁定范围。400 MHz时的芯片面积和功耗分别为0.33 mm/sup /和24 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 66-400 MHz, adaptive-lock-mode DLL circuit with duty-cycle error correction [for SDRAMs]

A DLL circuit featuring variable "lock mode" and correction of duty-cycle error is described. The DLL circuit has a wide locking range from under 66 MHz to 400 MHz. The chip area and power consumption at 400 MHz are 0.33 mm/sup 2/ and 24 mW, respectively.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)

自引率

0.00%

发文量