D. Matolin, J. Schreiter, R. Schuffny, A. Heittmann, U. Ramacher
{"title":"用于图像分割的模拟VLSI脉冲耦合神经网络的仿真与实现","authors":"D. Matolin, J. Schreiter, R. Schuffny, A. Heittmann, U. Ramacher","doi":"10.1109/MWSCAS.2004.1354177","DOIUrl":null,"url":null,"abstract":"We present a massively parallel VLSI realization of a pulse-coupled neural network for image segmentation. The network comprises 128 /spl times/ 128 simple nonleaky integrate-and-fire (IAF) neurons with self-organizing inter-neural connections. The prototype implementation also contains analog memories for image storing and a digital readout circuit using an address-event-representation (AER) protocol. The chip has been designed in an Infineon 0.13 /spl mu/m standard CMOS technology.","PeriodicalId":185817,"journal":{"name":"The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-07-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Simulation and implementation of an analog VLSI pulse-coupled neural network for image segmentation\",\"authors\":\"D. Matolin, J. Schreiter, R. Schuffny, A. Heittmann, U. Ramacher\",\"doi\":\"10.1109/MWSCAS.2004.1354177\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a massively parallel VLSI realization of a pulse-coupled neural network for image segmentation. The network comprises 128 /spl times/ 128 simple nonleaky integrate-and-fire (IAF) neurons with self-organizing inter-neural connections. The prototype implementation also contains analog memories for image storing and a digital readout circuit using an address-event-representation (AER) protocol. The chip has been designed in an Infineon 0.13 /spl mu/m standard CMOS technology.\",\"PeriodicalId\":185817,\"journal\":{\"name\":\"The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-07-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2004.1354177\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2004.1354177","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Simulation and implementation of an analog VLSI pulse-coupled neural network for image segmentation
We present a massively parallel VLSI realization of a pulse-coupled neural network for image segmentation. The network comprises 128 /spl times/ 128 simple nonleaky integrate-and-fire (IAF) neurons with self-organizing inter-neural connections. The prototype implementation also contains analog memories for image storing and a digital readout circuit using an address-event-representation (AER) protocol. The chip has been designed in an Infineon 0.13 /spl mu/m standard CMOS technology.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
