具有电阻反馈的d类CMOS功率放大器的设计

2017 International SoC Design Conference (ISOCC) Pub Date : 2017-11-01 DOI:10.1109/ISOCC.2017.8368816

Gyusub Won, Dongsoo Lee, SungHun Cho, Kangyoon Lee

{"title":"具有电阻反馈的d类CMOS功率放大器的设计","authors":"Gyusub Won, Dongsoo Lee, SungHun Cho, Kangyoon Lee","doi":"10.1109/ISOCC.2017.8368816","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a power amplifier with improved Efficiency and compact structure by using Resistor Feedback Technique. CMOS Class-D Type Power Amplifier with wide output range is presented. The proposed design is implemented in 55 nm 1P6M CMOS process. The measured maximum output power of PA is 10 dBm with a PAE of 25.8 % from a 3-V supply.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of power-efficient class-D CMOS power amplifier with resistor feedback\",\"authors\":\"Gyusub Won, Dongsoo Lee, SungHun Cho, Kangyoon Lee\",\"doi\":\"10.1109/ISOCC.2017.8368816\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose a power amplifier with improved Efficiency and compact structure by using Resistor Feedback Technique. CMOS Class-D Type Power Amplifier with wide output range is presented. The proposed design is implemented in 55 nm 1P6M CMOS process. The measured maximum output power of PA is 10 dBm with a PAE of 25.8 % from a 3-V supply.\",\"PeriodicalId\":248826,\"journal\":{\"name\":\"2017 International SoC Design Conference (ISOCC)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC.2017.8368816\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368816","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文提出了一种利用电阻反馈技术提高效率和结构紧凑的功率放大器。介绍了一种宽输出范围的CMOS d类功率放大器。该设计在55nm 1P6M CMOS工艺中实现。在3v电源下，测得的PA最大输出功率为10 dBm, PAE为25.8%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design of power-efficient class-D CMOS power amplifier with resistor feedback

In this paper, we propose a power amplifier with improved Efficiency and compact structure by using Resistor Feedback Technique. CMOS Class-D Type Power Amplifier with wide output range is presented. The proposed design is implemented in 55 nm 1P6M CMOS process. The measured maximum output power of PA is 10 dBm with a PAE of 25.8 % from a 3-V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 International SoC Design Conference (ISOCC)

自引率

0.00%

发文量