采用非soi CMOS技术的0.35 v无电感DC-DC变换器

2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS) Pub Date : 2016-10-01 DOI:10.1109/ISPACS.2016.7824721

Haidong Sun, Sho Hoshino, H. Yoshizawa, F. Utsunomiya, Minoru Sudo

{"title":"采用非soi CMOS技术的0.35 v无电感DC-DC变换器","authors":"Haidong Sun, Sho Hoshino, H. Yoshizawa, F. Utsunomiya, Minoru Sudo","doi":"10.1109/ISPACS.2016.7824721","DOIUrl":null,"url":null,"abstract":"We developed a 0.35-V inductorless DC-DC converter using non-SOI CMOS technology. To activate a ring oscillator circuit at an input voltage of 0.35 V, we deployed depletion-mode NMOS transistors in a ring oscillator. Generated 0.35-V clock signals were boosted to nominal 0.7-V clock signals by voltage doubler circuits using depletion-mode NMOS transistors. Finally, these clock signals were used in a boosted-gate charge pump circuit. Through SPICE simulations, we verified that our DC-DC converter generated an output voltage of 3.8 V at an input voltage of 0.35 V. The load current was 1.6 uA, and the total power consumption was 56 uW.","PeriodicalId":131543,"journal":{"name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.35-V inductorless DC-DC converter using non-SOI CMOS technology\",\"authors\":\"Haidong Sun, Sho Hoshino, H. Yoshizawa, F. Utsunomiya, Minoru Sudo\",\"doi\":\"10.1109/ISPACS.2016.7824721\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We developed a 0.35-V inductorless DC-DC converter using non-SOI CMOS technology. To activate a ring oscillator circuit at an input voltage of 0.35 V, we deployed depletion-mode NMOS transistors in a ring oscillator. Generated 0.35-V clock signals were boosted to nominal 0.7-V clock signals by voltage doubler circuits using depletion-mode NMOS transistors. Finally, these clock signals were used in a boosted-gate charge pump circuit. Through SPICE simulations, we verified that our DC-DC converter generated an output voltage of 3.8 V at an input voltage of 0.35 V. The load current was 1.6 uA, and the total power consumption was 56 uW.\",\"PeriodicalId\":131543,\"journal\":{\"name\":\"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPACS.2016.7824721\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2016.7824721","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

我们利用非soi CMOS技术开发了一种0.35 v无电感DC-DC变换器。为了在0.35 V的输入电压下激活环形振荡器电路，我们在环形振荡器中部署了耗尽模式NMOS晶体管。产生的0.35 v时钟信号通过使用耗尽模式NMOS晶体管的倍压电路提升到标称的0.7 v时钟信号。最后，这些时钟信号被用于升压门电荷泵电路。通过SPICE仿真，我们验证了我们的DC-DC转换器在0.35 V的输入电压下产生3.8 V的输出电压。负载电流为1.6 uA，总功耗为56 uW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 0.35-V inductorless DC-DC converter using non-SOI CMOS technology

We developed a 0.35-V inductorless DC-DC converter using non-SOI CMOS technology. To activate a ring oscillator circuit at an input voltage of 0.35 V, we deployed depletion-mode NMOS transistors in a ring oscillator. Generated 0.35-V clock signals were boosted to nominal 0.7-V clock signals by voltage doubler circuits using depletion-mode NMOS transistors. Finally, these clock signals were used in a boosted-gate charge pump circuit. Through SPICE simulations, we verified that our DC-DC converter generated an output voltage of 3.8 V at an input voltage of 0.35 V. The load current was 1.6 uA, and the total power consumption was 56 uW.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)

自引率

0.00%

发文量