Mohammadreza Dolatpoor Lakeh, J. Kammerer, J. Schell, D. Issartel, F. Calmon, A. Cathelin, W. Uhring
{"title":"基于28纳米CMOS FDSOI技术的原生3D SPAD像素有源淬火电路","authors":"Mohammadreza Dolatpoor Lakeh, J. Kammerer, J. Schell, D. Issartel, F. Calmon, A. Cathelin, W. Uhring","doi":"10.1109/NEWCAS50681.2021.9462754","DOIUrl":null,"url":null,"abstract":"The first Active Quenching - Active Reset (AQAR) circuit for a novel inherent 3D SPAD pixel is designed in a 28 nm CMOS Fully Depleted Silicon On Insulator (FDSOI) technology. Thanks to an ultra-fast detection circuit, the avalanche is detected in less than 50 ps and quenched in 200 ps. Thanks to this fast detection and active quenching, the avalanche charge in the Space Charge Region (SCR) is reduced by 50 % which should result in a 50 % afterpulsing reduction. With the proposed pixel, the fill factor is no longer limited by the associated circuitry.","PeriodicalId":373745,"journal":{"name":"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Active Quenching Circuit for a Native 3D SPAD Pixel in a 28 nm CMOS FDSOI Technology\",\"authors\":\"Mohammadreza Dolatpoor Lakeh, J. Kammerer, J. Schell, D. Issartel, F. Calmon, A. Cathelin, W. Uhring\",\"doi\":\"10.1109/NEWCAS50681.2021.9462754\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The first Active Quenching - Active Reset (AQAR) circuit for a novel inherent 3D SPAD pixel is designed in a 28 nm CMOS Fully Depleted Silicon On Insulator (FDSOI) technology. Thanks to an ultra-fast detection circuit, the avalanche is detected in less than 50 ps and quenched in 200 ps. Thanks to this fast detection and active quenching, the avalanche charge in the Space Charge Region (SCR) is reduced by 50 % which should result in a 50 % afterpulsing reduction. With the proposed pixel, the fill factor is no longer limited by the associated circuitry.\",\"PeriodicalId\":373745,\"journal\":{\"name\":\"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEWCAS50681.2021.9462754\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 19th IEEE International New Circuits and Systems Conference (NEWCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEWCAS50681.2021.9462754","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An Active Quenching Circuit for a Native 3D SPAD Pixel in a 28 nm CMOS FDSOI Technology
The first Active Quenching - Active Reset (AQAR) circuit for a novel inherent 3D SPAD pixel is designed in a 28 nm CMOS Fully Depleted Silicon On Insulator (FDSOI) technology. Thanks to an ultra-fast detection circuit, the avalanche is detected in less than 50 ps and quenched in 200 ps. Thanks to this fast detection and active quenching, the avalanche charge in the Space Charge Region (SCR) is reduced by 50 % which should result in a 50 % afterpulsing reduction. With the proposed pixel, the fill factor is no longer limited by the associated circuitry.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
