设计HWSI多芯片模块的快速原型和制造

Y. Lee
{"title":"设计HWSI多芯片模块的快速原型和制造","authors":"Y. Lee","doi":"10.1109/ECTC.1990.122247","DOIUrl":null,"url":null,"abstract":"The constraints imposed by the semicustom approach on multichip module designs are studied using a design case that interconnects a 144-input/output (I/O) microprocessor and four memory chips. The results show that semicustom hybrid wafer-scale-integration (HWSI) has enough real estate for complex designs even with the constraints on interconnection: a low inductance level (<0.2 nH) per power/ground (P/G) connection, even with an additional connection from a solder bump to a near thermal via; and alternative thermal management schemes to replace the ineffective thermal paths using solder bumps and thermal vias. These schemes use a custom-designed standard substrate for high-power chips, an alternative thermal path having enhanced gap conduction, or a compact immersion cooling design.<<ETX>>","PeriodicalId":102875,"journal":{"name":"40th Conference Proceedings on Electronic Components and Technology","volume":"205 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of HWSI multichip modules for quick prototyping and manufacturing\",\"authors\":\"Y. Lee\",\"doi\":\"10.1109/ECTC.1990.122247\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The constraints imposed by the semicustom approach on multichip module designs are studied using a design case that interconnects a 144-input/output (I/O) microprocessor and four memory chips. The results show that semicustom hybrid wafer-scale-integration (HWSI) has enough real estate for complex designs even with the constraints on interconnection: a low inductance level (<0.2 nH) per power/ground (P/G) connection, even with an additional connection from a solder bump to a near thermal via; and alternative thermal management schemes to replace the ineffective thermal paths using solder bumps and thermal vias. These schemes use a custom-designed standard substrate for high-power chips, an alternative thermal path having enhanced gap conduction, or a compact immersion cooling design.<<ETX>>\",\"PeriodicalId\":102875,\"journal\":{\"name\":\"40th Conference Proceedings on Electronic Components and Technology\",\"volume\":\"205 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-05-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"40th Conference Proceedings on Electronic Components and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.1990.122247\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"40th Conference Proceedings on Electronic Components and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1990.122247","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

通过一个144输入/输出(I/O)微处理器和四个存储芯片互连的设计案例,研究了半定制方法对多芯片模块设计的约束。结果表明,即使存在互连限制,半定制混合晶圆级集成(HWSI)也有足够的空间用于复杂设计:低电感水平(>
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of HWSI multichip modules for quick prototyping and manufacturing
The constraints imposed by the semicustom approach on multichip module designs are studied using a design case that interconnects a 144-input/output (I/O) microprocessor and four memory chips. The results show that semicustom hybrid wafer-scale-integration (HWSI) has enough real estate for complex designs even with the constraints on interconnection: a low inductance level (<0.2 nH) per power/ground (P/G) connection, even with an additional connection from a solder bump to a near thermal via; and alternative thermal management schemes to replace the ineffective thermal paths using solder bumps and thermal vias. These schemes use a custom-designed standard substrate for high-power chips, an alternative thermal path having enhanced gap conduction, or a compact immersion cooling design.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
3.10
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信