D. Luu, L. Kull, T. Toifl, C. Menolfi, M. Braendli, P. Francese, T. Morf, M. Kossel, Hazar Yueksel, A. Cevrero, I. Ozkaya, Qiuting Huang
{"title":"一种12b 61dB SNDR 300MS/s SAR ADC，具有基于逆变器的前置放大器和14nm CMOS FinFET共模调节DAC","authors":"D. Luu, L. Kull, T. Toifl, C. Menolfi, M. Braendli, P. Francese, T. Morf, M. Kossel, Hazar Yueksel, A. Cevrero, I. Ozkaya, Qiuting Huang","doi":"10.23919/VLSIC.2017.8008506","DOIUrl":null,"url":null,"abstract":"A 300MS/s 12b SAR ADC achieving 61.6dB peak SNDR is presented. It reaches 60.5dB SNDR and 78.7dB SFDR with 0.8Vpp,diff input amplitude at Nyquist. The key elements are a comparator with inverter-based preamplifier and a SAR-based common-mode regulation. The regulation adjusts the common mode on a sample-by-sample basis to improve common-mode rejection. The ADC consumes 7.0mW from a single 0.85V supply, where 3.7mW is contributed by the reference buffer.","PeriodicalId":176340,"journal":{"name":"2017 Symposium on VLSI Circuits","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 12b 61dB SNDR 300MS/s SAR ADC with inverter-based preamplifier and common-mode-regulation DAC in 14nm CMOS FinFET\",\"authors\":\"D. Luu, L. Kull, T. Toifl, C. Menolfi, M. Braendli, P. Francese, T. Morf, M. Kossel, Hazar Yueksel, A. Cevrero, I. Ozkaya, Qiuting Huang\",\"doi\":\"10.23919/VLSIC.2017.8008506\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 300MS/s 12b SAR ADC achieving 61.6dB peak SNDR is presented. It reaches 60.5dB SNDR and 78.7dB SFDR with 0.8Vpp,diff input amplitude at Nyquist. The key elements are a comparator with inverter-based preamplifier and a SAR-based common-mode regulation. The regulation adjusts the common mode on a sample-by-sample basis to improve common-mode rejection. The ADC consumes 7.0mW from a single 0.85V supply, where 3.7mW is contributed by the reference buffer.\",\"PeriodicalId\":176340,\"journal\":{\"name\":\"2017 Symposium on VLSI Circuits\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIC.2017.8008506\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2017.8008506","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
摘要
提出了一种峰值信噪比为61.6dB的300MS/s 12b SAR ADC。在奈奎斯特差分输入幅值0.8Vpp时，SNDR达到60.5dB, SFDR达到78.7dB。关键元件是一个基于逆变器的前置放大器的比较器和一个基于sar的共模调节。该规则在逐个样品的基础上调整共模，以改善共模抑制。ADC从单个0.85V电源中消耗7.0mW，其中3.7mW由参考缓冲器贡献。
A 12b 61dB SNDR 300MS/s SAR ADC with inverter-based preamplifier and common-mode-regulation DAC in 14nm CMOS FinFET
A 300MS/s 12b SAR ADC achieving 61.6dB peak SNDR is presented. It reaches 60.5dB SNDR and 78.7dB SFDR with 0.8Vpp,diff input amplitude at Nyquist. The key elements are a comparator with inverter-based preamplifier and a SAR-based common-mode regulation. The regulation adjusts the common mode on a sample-by-sample basis to improve common-mode rejection. The ADC consumes 7.0mW from a single 0.85V supply, where 3.7mW is contributed by the reference buffer.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
