{"title":"基于MOSFET的低功耗无结体电路的设计与分析","authors":"Saurabh Halder, Rahul Paul, Swarnil Roy","doi":"10.1109/VLSIDCS47293.2020.9179929","DOIUrl":null,"url":null,"abstract":"The main focus of this work is to study and analyze the Transmission Gate based combinational and sequential digital circuit performance using the Junctionless and BULK technology. The digital circuits chosen for this work are D-FLIP FLOP and MULTIPLEXER. Simulations are done in Tanner EDA and SILVACO. TSMC models of different channel lengths are taken for the measurement of various circuit parameters for BULK case. Finally, a comparison of Junction Less and BULK technology is given.","PeriodicalId":446218,"journal":{"name":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and Analysis of Bulk and Junctionless MOSFET Based Circuits for Low Power Applications\",\"authors\":\"Saurabh Halder, Rahul Paul, Swarnil Roy\",\"doi\":\"10.1109/VLSIDCS47293.2020.9179929\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The main focus of this work is to study and analyze the Transmission Gate based combinational and sequential digital circuit performance using the Junctionless and BULK technology. The digital circuits chosen for this work are D-FLIP FLOP and MULTIPLEXER. Simulations are done in Tanner EDA and SILVACO. TSMC models of different channel lengths are taken for the measurement of various circuit parameters for BULK case. Finally, a comparison of Junction Less and BULK technology is given.\",\"PeriodicalId\":446218,\"journal\":{\"name\":\"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIDCS47293.2020.9179929\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIDCS47293.2020.9179929","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design and Analysis of Bulk and Junctionless MOSFET Based Circuits for Low Power Applications
The main focus of this work is to study and analyze the Transmission Gate based combinational and sequential digital circuit performance using the Junctionless and BULK technology. The digital circuits chosen for this work are D-FLIP FLOP and MULTIPLEXER. Simulations are done in Tanner EDA and SILVACO. TSMC models of different channel lengths are taken for the measurement of various circuit parameters for BULK case. Finally, a comparison of Junction Less and BULK technology is given.