{"title":"用于12b A/D应用的锁存比较器","authors":"G. Erdi","doi":"10.1109/ISSCC.1980.1156135","DOIUrl":null,"url":null,"abstract":"A comparator with 0.1LSB error and 50ns response time with 0.5LSB overdrive, for use in a 12b successive approximation A/D will be described. The circuit-junction isolated-includes a buried-zener level shift.","PeriodicalId":229101,"journal":{"name":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A latching comparator for 12b A/D applications\",\"authors\":\"G. Erdi\",\"doi\":\"10.1109/ISSCC.1980.1156135\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A comparator with 0.1LSB error and 50ns response time with 0.5LSB overdrive, for use in a 12b successive approximation A/D will be described. The circuit-junction isolated-includes a buried-zener level shift.\",\"PeriodicalId\":229101,\"journal\":{\"name\":\"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1980.1156135\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1980.1156135","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A comparator with 0.1LSB error and 50ns response time with 0.5LSB overdrive, for use in a 12b successive approximation A/D will be described. The circuit-junction isolated-includes a buried-zener level shift.