I/sub DDQ/-树形电路的可测试性

R. D. Blanton
{"title":"I/sub DDQ/-树形电路的可测试性","authors":"R. D. Blanton","doi":"10.1109/ICVD.1999.745128","DOIUrl":null,"url":null,"abstract":"The quality of CMOS circuits can be increased by performing I/sub DDQ/ testing. For regular circuits constructed from identical modules, defects localized to a single module detectable by current testing can be sensitized by exhaustively applying all input patterns to each circuit module. Regular circuits for which every module in arbitrarily large circuit can have all input patterns applied are defined to be I/sub DDQ/-testable. The I/sub DDQ/-testing properties of a class of regular circuits called tress are investigated. We present the conditions for one-dimensional and tree array circuits to be I/sub DDQ/-testable. We also present conditions for these circuits to be CI/sub DDQ/-testable, that is, I/sub DDQ/-testable with a constant number of tests independent of the circuit's size. Practical circuits such as comparators and carry-lookahead adders are used to illustrate the derived conditions.","PeriodicalId":443373,"journal":{"name":"Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-01-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"I/sub DDQ/-testability of tree circuits\",\"authors\":\"R. D. Blanton\",\"doi\":\"10.1109/ICVD.1999.745128\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The quality of CMOS circuits can be increased by performing I/sub DDQ/ testing. For regular circuits constructed from identical modules, defects localized to a single module detectable by current testing can be sensitized by exhaustively applying all input patterns to each circuit module. Regular circuits for which every module in arbitrarily large circuit can have all input patterns applied are defined to be I/sub DDQ/-testable. The I/sub DDQ/-testing properties of a class of regular circuits called tress are investigated. We present the conditions for one-dimensional and tree array circuits to be I/sub DDQ/-testable. We also present conditions for these circuits to be CI/sub DDQ/-testable, that is, I/sub DDQ/-testable with a constant number of tests independent of the circuit's size. Practical circuits such as comparators and carry-lookahead adders are used to illustrate the derived conditions.\",\"PeriodicalId\":443373,\"journal\":{\"name\":\"Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-01-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICVD.1999.745128\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVD.1999.745128","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

通过I/sub DDQ/测试可以提高CMOS电路的质量。对于由相同模块构建的常规电路,通过电流测试可以检测到定位于单个模块的缺陷,可以通过将所有输入模式全部应用于每个电路模块来敏化。对于任意大电路中的每个模块都可以应用所有输入模式的常规电路,定义为I/sub DDQ/-可测试的。研究了一类常规电路的I/sub DDQ/-测试特性。我们提出了一维和树形阵列电路可I/sub DDQ/-可测试的条件。我们还提出了这些电路CI/sub DDQ/-可测试的条件,即I/sub DDQ/-可测试,测试次数与电路的大小无关。用比较器和进位前瞻加法器等实用电路来说明推导出的条件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
I/sub DDQ/-testability of tree circuits
The quality of CMOS circuits can be increased by performing I/sub DDQ/ testing. For regular circuits constructed from identical modules, defects localized to a single module detectable by current testing can be sensitized by exhaustively applying all input patterns to each circuit module. Regular circuits for which every module in arbitrarily large circuit can have all input patterns applied are defined to be I/sub DDQ/-testable. The I/sub DDQ/-testing properties of a class of regular circuits called tress are investigated. We present the conditions for one-dimensional and tree array circuits to be I/sub DDQ/-testable. We also present conditions for these circuits to be CI/sub DDQ/-testable, that is, I/sub DDQ/-testable with a constant number of tests independent of the circuit's size. Practical circuits such as comparators and carry-lookahead adders are used to illustrate the derived conditions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信