C. Dimarino, Wenli Zhang, Nidhi Haryani, Qiong Wang, R. Burgos, D. Boroyevich
{"title":"一种高密度、高效率的1.2 kV SiC MOSFET模块及栅极驱动电路","authors":"C. Dimarino, Wenli Zhang, Nidhi Haryani, Qiong Wang, R. Burgos, D. Boroyevich","doi":"10.1109/WIPDA.2016.7799908","DOIUrl":null,"url":null,"abstract":"This paper presents the design, fabrication and testing of a 1.2 kV, 90 A SiC MOSFET half-bridge module in synchronous configuration. The module has low gate- and power-loop parasitic inductances, and has more than twice the power density (127.8 W/in3), and less than half of the switching loss (1.3 mJ), as similarly-rated commercial half-bridge modules, while employing standard, cost-effective packaging materials and technologies. The design of a high-speed gate drive will also be presented. The gate drive includes an active Miller clamp, which suppresses the cross-talk between the MOSFETs in the half-bridge. The measured module efficiency is 99 % when operating in a dc-dc synchronous boost converter.","PeriodicalId":431347,"journal":{"name":"2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"A high-density, high-efficiency 1.2 kV SiC MOSFET module and gate drive circuit\",\"authors\":\"C. Dimarino, Wenli Zhang, Nidhi Haryani, Qiong Wang, R. Burgos, D. Boroyevich\",\"doi\":\"10.1109/WIPDA.2016.7799908\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design, fabrication and testing of a 1.2 kV, 90 A SiC MOSFET half-bridge module in synchronous configuration. The module has low gate- and power-loop parasitic inductances, and has more than twice the power density (127.8 W/in3), and less than half of the switching loss (1.3 mJ), as similarly-rated commercial half-bridge modules, while employing standard, cost-effective packaging materials and technologies. The design of a high-speed gate drive will also be presented. The gate drive includes an active Miller clamp, which suppresses the cross-talk between the MOSFETs in the half-bridge. The measured module efficiency is 99 % when operating in a dc-dc synchronous boost converter.\",\"PeriodicalId\":431347,\"journal\":{\"name\":\"2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WIPDA.2016.7799908\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WIPDA.2016.7799908","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17
摘要
本文介绍了同步配置下1.2 kV、90a SiC MOSFET半桥模块的设计、制作和测试。该模块具有较低的栅极和功率环路寄生电感,功率密度(127.8 W/in3)是同类商用半桥模块的两倍以上,开关损耗(1.3 mJ)不到一半,同时采用标准、经济高效的封装材料和技术。本文还将介绍一种高速栅极驱动器的设计。栅极驱动器包括一个有源米勒钳,它抑制半桥中mosfet之间的串扰。当在dc-dc同步升压变换器中工作时,测量的模块效率为99%。
A high-density, high-efficiency 1.2 kV SiC MOSFET module and gate drive circuit
This paper presents the design, fabrication and testing of a 1.2 kV, 90 A SiC MOSFET half-bridge module in synchronous configuration. The module has low gate- and power-loop parasitic inductances, and has more than twice the power density (127.8 W/in3), and less than half of the switching loss (1.3 mJ), as similarly-rated commercial half-bridge modules, while employing standard, cost-effective packaging materials and technologies. The design of a high-speed gate drive will also be presented. The gate drive includes an active Miller clamp, which suppresses the cross-talk between the MOSFETs in the half-bridge. The measured module efficiency is 99 % when operating in a dc-dc synchronous boost converter.