M. Tahir, Geoffrey R Walker, M. Broadmeadow, S. M. Bulmer, G. Ledwich
{"title":"基于fpga的多相DC-DC变换器数字脉宽调制技术的比较分析","authors":"M. Tahir, Geoffrey R Walker, M. Broadmeadow, S. M. Bulmer, G. Ledwich","doi":"10.1109/SPEC.2016.7846119","DOIUrl":null,"url":null,"abstract":"This paper proposes the development of a new digital pulse width modulation (PWM) scheme for aplication to both single phase and multiphase voltage regulation modules (VRMs), which are used as processor power supplies. A comparative analysis of this novel phase accumulator based PWM generation technique is presented with the traditionally used counter based PWM approach for synchronous buck converter topologies. A simulation study of open loop systems of these digital techniques is carried out to demonstrate their feasibility and performance characteristics. For practical evaluation of these two techniques, experiments in single-phase and eight-phase 12 V to 1V buck converter controlled by an FPGA are performed by using the 16 bit phase accumulator and counter. The impact from the interleaving strategy is presented and peak-to-peak voltage ripple and output spectra are evaluated.","PeriodicalId":403316,"journal":{"name":"2016 IEEE 2nd Annual Southern Power Electronics Conference (SPEC)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Comparative analysis of FPGA-based digital pulse width modulation techniques for multiphase DC-DC converters\",\"authors\":\"M. Tahir, Geoffrey R Walker, M. Broadmeadow, S. M. Bulmer, G. Ledwich\",\"doi\":\"10.1109/SPEC.2016.7846119\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes the development of a new digital pulse width modulation (PWM) scheme for aplication to both single phase and multiphase voltage regulation modules (VRMs), which are used as processor power supplies. A comparative analysis of this novel phase accumulator based PWM generation technique is presented with the traditionally used counter based PWM approach for synchronous buck converter topologies. A simulation study of open loop systems of these digital techniques is carried out to demonstrate their feasibility and performance characteristics. For practical evaluation of these two techniques, experiments in single-phase and eight-phase 12 V to 1V buck converter controlled by an FPGA are performed by using the 16 bit phase accumulator and counter. The impact from the interleaving strategy is presented and peak-to-peak voltage ripple and output spectra are evaluated.\",\"PeriodicalId\":403316,\"journal\":{\"name\":\"2016 IEEE 2nd Annual Southern Power Electronics Conference (SPEC)\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 2nd Annual Southern Power Electronics Conference (SPEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPEC.2016.7846119\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 2nd Annual Southern Power Electronics Conference (SPEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPEC.2016.7846119","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Comparative analysis of FPGA-based digital pulse width modulation techniques for multiphase DC-DC converters
This paper proposes the development of a new digital pulse width modulation (PWM) scheme for aplication to both single phase and multiphase voltage regulation modules (VRMs), which are used as processor power supplies. A comparative analysis of this novel phase accumulator based PWM generation technique is presented with the traditionally used counter based PWM approach for synchronous buck converter topologies. A simulation study of open loop systems of these digital techniques is carried out to demonstrate their feasibility and performance characteristics. For practical evaluation of these two techniques, experiments in single-phase and eight-phase 12 V to 1V buck converter controlled by an FPGA are performed by using the 16 bit phase accumulator and counter. The impact from the interleaving strategy is presented and peak-to-peak voltage ripple and output spectra are evaluated.