基于电流差分放大器的一阶全通滤波器

Ricardo M. Rocha-Torres, A. Díaz-Sánchez, J. M. Rocha-Pérez, G. Zamora-Mejía
{"title":"基于电流差分放大器的一阶全通滤波器","authors":"Ricardo M. Rocha-Torres, A. Díaz-Sánchez, J. M. Rocha-Pérez, G. Zamora-Mejía","doi":"10.1109/ICEV56253.2022.9959226","DOIUrl":null,"url":null,"abstract":"In this work the design and implementation of a first-order all-pass filter (APF) based on the current differential amplifier is presented. The proposed APF is composed by only seven MOS transistors and one capacitor. One major advantage is that the current-mode signal is only processed by NMOS transistors while avoids any extra PMOS signal paths. Due to its compactness, this APF can operate under nominal and low voltage supply, allowing high-frequency or low-voltage low-power operation modes. To validate the propose circuit a high-frequency and a low-voltage low-power APFs were designed and simulated using a 0.18 μm TSMC CMOS technology under Cadence Virtuoso environment.","PeriodicalId":178334,"journal":{"name":"2022 IEEE International Conference on Engineering Veracruz (ICEV)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A First-Order All-Pass Filter Based on the Current Differential Amplifier\",\"authors\":\"Ricardo M. Rocha-Torres, A. Díaz-Sánchez, J. M. Rocha-Pérez, G. Zamora-Mejía\",\"doi\":\"10.1109/ICEV56253.2022.9959226\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work the design and implementation of a first-order all-pass filter (APF) based on the current differential amplifier is presented. The proposed APF is composed by only seven MOS transistors and one capacitor. One major advantage is that the current-mode signal is only processed by NMOS transistors while avoids any extra PMOS signal paths. Due to its compactness, this APF can operate under nominal and low voltage supply, allowing high-frequency or low-voltage low-power operation modes. To validate the propose circuit a high-frequency and a low-voltage low-power APFs were designed and simulated using a 0.18 μm TSMC CMOS technology under Cadence Virtuoso environment.\",\"PeriodicalId\":178334,\"journal\":{\"name\":\"2022 IEEE International Conference on Engineering Veracruz (ICEV)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Conference on Engineering Veracruz (ICEV)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEV56253.2022.9959226\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Engineering Veracruz (ICEV)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEV56253.2022.9959226","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种基于电流差分放大器的一阶全通滤波器(APF)的设计与实现。所提出的有源滤波器仅由7个MOS晶体管和1个电容组成。一个主要优点是电流模式信号仅由NMOS晶体管处理,而避免了任何额外的PMOS信号路径。由于其紧凑性,该APF可以在标称和低电压供电下工作,允许高频或低压低功率工作模式。为了验证所提出的电路,在Cadence Virtuoso环境下,采用0.18 μm TSMC CMOS技术设计并仿真了一个高频和低压低功耗apf。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A First-Order All-Pass Filter Based on the Current Differential Amplifier
In this work the design and implementation of a first-order all-pass filter (APF) based on the current differential amplifier is presented. The proposed APF is composed by only seven MOS transistors and one capacitor. One major advantage is that the current-mode signal is only processed by NMOS transistors while avoids any extra PMOS signal paths. Due to its compactness, this APF can operate under nominal and low voltage supply, allowing high-frequency or low-voltage low-power operation modes. To validate the propose circuit a high-frequency and a low-voltage low-power APFs were designed and simulated using a 0.18 μm TSMC CMOS technology under Cadence Virtuoso environment.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信