M. Noor, Kashif Israr Siddiqui, Muneeb Wahad Khan, Fraz Tajammul, Mazin Ashraf
{"title":"在TM-1000 VLIW DSP CPU上使用CS-ACELP实现并优化运行速度为8kb /s的ITU-T G.729语音编解码器","authors":"M. Noor, Kashif Israr Siddiqui, Muneeb Wahad Khan, Fraz Tajammul, Mazin Ashraf","doi":"10.1109/INMIC.2001.995309","DOIUrl":null,"url":null,"abstract":"During the history of digital audio compression there have been many different attempts at reducing the bit rate without reducing the equality in the same grade. Today we have many modem compression algorithms that achieve very high compression rations without a perceivable loss in quality. The main objective of our work is to implement a state of art speech-coding algorithm CS-ACELP using ITU-T's G.729 recommendation and optimize it for real-time implementation on a very long instruction word (VLIW) digital signal processor (DSP) central processing unit (CPU).","PeriodicalId":286459,"journal":{"name":"Proceedings. IEEE International Multi Topic Conference, 2001. IEEE INMIC 2001. Technology for the 21st Century.","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-12-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Real-time implementation and optimization of ITU-T's G.729 speech codec running at 8 kbits/sec using CS-ACELP on TM-1000 VLIW DSP CPU\",\"authors\":\"M. Noor, Kashif Israr Siddiqui, Muneeb Wahad Khan, Fraz Tajammul, Mazin Ashraf\",\"doi\":\"10.1109/INMIC.2001.995309\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"During the history of digital audio compression there have been many different attempts at reducing the bit rate without reducing the equality in the same grade. Today we have many modem compression algorithms that achieve very high compression rations without a perceivable loss in quality. The main objective of our work is to implement a state of art speech-coding algorithm CS-ACELP using ITU-T's G.729 recommendation and optimize it for real-time implementation on a very long instruction word (VLIW) digital signal processor (DSP) central processing unit (CPU).\",\"PeriodicalId\":286459,\"journal\":{\"name\":\"Proceedings. IEEE International Multi Topic Conference, 2001. IEEE INMIC 2001. Technology for the 21st Century.\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-12-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. IEEE International Multi Topic Conference, 2001. IEEE INMIC 2001. Technology for the 21st Century.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/INMIC.2001.995309\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. IEEE International Multi Topic Conference, 2001. IEEE INMIC 2001. Technology for the 21st Century.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INMIC.2001.995309","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Real-time implementation and optimization of ITU-T's G.729 speech codec running at 8 kbits/sec using CS-ACELP on TM-1000 VLIW DSP CPU
During the history of digital audio compression there have been many different attempts at reducing the bit rate without reducing the equality in the same grade. Today we have many modem compression algorithms that achieve very high compression rations without a perceivable loss in quality. The main objective of our work is to implement a state of art speech-coding algorithm CS-ACELP using ITU-T's G.729 recommendation and optimize it for real-time implementation on a very long instruction word (VLIW) digital signal processor (DSP) central processing unit (CPU).