J. Garcia-Lamont, M. Aleman-Arce, J. Waissman-Vilanova
{"title":"一种用于高清摄像机的数字实时图像去马赛克实现","authors":"J. Garcia-Lamont, M. Aleman-Arce, J. Waissman-Vilanova","doi":"10.1109/CERMA.2008.78","DOIUrl":null,"url":null,"abstract":"This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150 MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.","PeriodicalId":126172,"journal":{"name":"2008 Electronics, Robotics and Automotive Mechanics Conference (CERMA '08)","volume":"130 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras\",\"authors\":\"J. Garcia-Lamont, M. Aleman-Arce, J. Waissman-Vilanova\",\"doi\":\"10.1109/CERMA.2008.78\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150 MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.\",\"PeriodicalId\":126172,\"journal\":{\"name\":\"2008 Electronics, Robotics and Automotive Mechanics Conference (CERMA '08)\",\"volume\":\"130 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-09-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 Electronics, Robotics and Automotive Mechanics Conference (CERMA '08)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CERMA.2008.78\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 Electronics, Robotics and Automotive Mechanics Conference (CERMA '08)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CERMA.2008.78","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras
This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150 MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
