超大规模集成电路中场效应管技术的发展

H.N. Yu, A. Reisman, C. Osburn, D. Critchlow, T. Chang
{"title":"超大规模集成电路中场效应管技术的发展","authors":"H.N. Yu, A. Reisman, C. Osburn, D. Critchlow, T. Chang","doi":"10.1109/IEDM.1978.189349","DOIUrl":null,"url":null,"abstract":"An overview of the development of a 1 µm MOSFET technology using electron beam lithography for VLSI applications is described. Various aspects of the technology including device design, threshold stability, reliability studies, dimensional control and performance evaluation will be reviewed briefly. Experimental results based on a device test chip and a circuit test chip will be presented as confirmation of device design and circuit performance in a VLSI chip environment.","PeriodicalId":164556,"journal":{"name":"1978 International Electron Devices Meeting","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"The evolution of FET technology for VLSI applications\",\"authors\":\"H.N. Yu, A. Reisman, C. Osburn, D. Critchlow, T. Chang\",\"doi\":\"10.1109/IEDM.1978.189349\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An overview of the development of a 1 µm MOSFET technology using electron beam lithography for VLSI applications is described. Various aspects of the technology including device design, threshold stability, reliability studies, dimensional control and performance evaluation will be reviewed briefly. Experimental results based on a device test chip and a circuit test chip will be presented as confirmation of device design and circuit performance in a VLSI chip environment.\",\"PeriodicalId\":164556,\"journal\":{\"name\":\"1978 International Electron Devices Meeting\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1978 International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1978.189349\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1978 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1978.189349","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

概述了利用电子束光刻技术开发用于VLSI应用的1 μ m MOSFET技术。该技术的各个方面,包括设备设计,阈值稳定性,可靠性研究,尺寸控制和性能评估将简要回顾。基于器件测试芯片和电路测试芯片的实验结果将作为在VLSI芯片环境下器件设计和电路性能的验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The evolution of FET technology for VLSI applications
An overview of the development of a 1 µm MOSFET technology using electron beam lithography for VLSI applications is described. Various aspects of the technology including device design, threshold stability, reliability studies, dimensional control and performance evaluation will be reviewed briefly. Experimental results based on a device test chip and a circuit test chip will be presented as confirmation of device design and circuit performance in a VLSI chip environment.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信