具有改进模拟/射频特性的低功耗TMG finfet性能分析

Somya Saraswat, D. Yadav, Sachin Kumar, Nitish Parmar, Ritwik Sharma, Atul Kumar
{"title":"具有改进模拟/射频特性的低功耗TMG finfet性能分析","authors":"Somya Saraswat, D. Yadav, Sachin Kumar, Nitish Parmar, Ritwik Sharma, Atul Kumar","doi":"10.1109/SCEECS48394.2020.103","DOIUrl":null,"url":null,"abstract":"In this manuscript, a 3D simulation model of FinFET is proposed. The device is designed in such a manner that the gate is made with three metals of different work functions, so it’s named as Tri-Metal Gate (TMG) FinFET. The work function at source/channel junction is kept high in comparison to the drain/channel junction to reduce DIBL and improve transconductance. This structure improves ONstate current, with suppressed OFF-state current. Further DC and analog/RF characteristics such as transfer characteristics, parasitic capacitance (Cgd, Cgs), transconductance (gm), cut off frequency (fT), output transconductance (gds), transconductance generation factor(TGF) are investigated. A comparative analysis of the proposed device with an existing device is also performed and results are studies. Above parameters support its utility at ultra-low power VLSI. The device has been simulated using TCAD simulator.","PeriodicalId":167175,"journal":{"name":"2020 IEEE International Students' Conference on Electrical,Electronics and Computer Science (SCEECS)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Performance Analysis of TMG FinFETs for Low Power Application with Improved Analog/RF Characteristics\",\"authors\":\"Somya Saraswat, D. Yadav, Sachin Kumar, Nitish Parmar, Ritwik Sharma, Atul Kumar\",\"doi\":\"10.1109/SCEECS48394.2020.103\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this manuscript, a 3D simulation model of FinFET is proposed. The device is designed in such a manner that the gate is made with three metals of different work functions, so it’s named as Tri-Metal Gate (TMG) FinFET. The work function at source/channel junction is kept high in comparison to the drain/channel junction to reduce DIBL and improve transconductance. This structure improves ONstate current, with suppressed OFF-state current. Further DC and analog/RF characteristics such as transfer characteristics, parasitic capacitance (Cgd, Cgs), transconductance (gm), cut off frequency (fT), output transconductance (gds), transconductance generation factor(TGF) are investigated. A comparative analysis of the proposed device with an existing device is also performed and results are studies. Above parameters support its utility at ultra-low power VLSI. The device has been simulated using TCAD simulator.\",\"PeriodicalId\":167175,\"journal\":{\"name\":\"2020 IEEE International Students' Conference on Electrical,Electronics and Computer Science (SCEECS)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE International Students' Conference on Electrical,Electronics and Computer Science (SCEECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SCEECS48394.2020.103\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Students' Conference on Electrical,Electronics and Computer Science (SCEECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SCEECS48394.2020.103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种FinFET的三维仿真模型。该器件的设计方式是栅极由三种不同工作功能的金属制成,因此被命名为三金属栅极(TMG) FinFET。与漏极/沟道结相比,源极/沟道结处的功函数保持较高,以减少DIBL并改善跨导性。这种结构提高了通状态电流,同时抑制了关状态电流。进一步研究了直流和模拟/RF特性,如传输特性、寄生电容(Cgd, Cgs)、跨导(gm)、截止频率(fT)、输出跨导(gds)、跨导产生因子(TGF)。还对所提出的装置与现有装置进行了比较分析,并对结果进行了研究。以上参数支持其在超低功耗VLSI中的应用。利用TCAD仿真器对该装置进行了仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Performance Analysis of TMG FinFETs for Low Power Application with Improved Analog/RF Characteristics
In this manuscript, a 3D simulation model of FinFET is proposed. The device is designed in such a manner that the gate is made with three metals of different work functions, so it’s named as Tri-Metal Gate (TMG) FinFET. The work function at source/channel junction is kept high in comparison to the drain/channel junction to reduce DIBL and improve transconductance. This structure improves ONstate current, with suppressed OFF-state current. Further DC and analog/RF characteristics such as transfer characteristics, parasitic capacitance (Cgd, Cgs), transconductance (gm), cut off frequency (fT), output transconductance (gds), transconductance generation factor(TGF) are investigated. A comparative analysis of the proposed device with an existing device is also performed and results are studies. Above parameters support its utility at ultra-low power VLSI. The device has been simulated using TCAD simulator.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信