G. Mourgias-Alexandris, M. Moralis‐Pegios, N. Terzenidis, N. Pleros, K. Vyrsokinos
{"title":"基于集成SOI延迟线的全光缓冲器和时隙交换器的实现","authors":"G. Mourgias-Alexandris, M. Moralis‐Pegios, N. Terzenidis, N. Pleros, K. Vyrsokinos","doi":"10.1109/PACET.2017.8259961","DOIUrl":null,"url":null,"abstract":"The expected transition towards all-optical packet flow routers, that conform to the strict latency and bandwidth requirements of DataCenter applications, is closely related to the realization of integrated optical delay line buffers, as well as Time Slot Interchangers to provide the necessary contention resolution functions. However, existing delay line implementations, provide limited buffering time, or require large footprint, due to the technology platform. We present integrated Silicon-on-Insulator spiral waveguides as all-optical delay line buffer and time-slot-interchanger. The three different delay lines induce delays of 6.5nsec, 11.3nsec and 17.2nsec, respectively. Two differentially-biased SOA-MZI wavelength converters and integrated delay lines used for optical buffering from 6.5nsec up to 17.2nsec and successful time-slot rearrangement of three data packets, both achieving error-free operation at 10Gb/s.","PeriodicalId":171095,"journal":{"name":"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Implementation of an all-optical buffer & TimeSlot-interchanger based on integrated SOI delay lines\",\"authors\":\"G. Mourgias-Alexandris, M. Moralis‐Pegios, N. Terzenidis, N. Pleros, K. Vyrsokinos\",\"doi\":\"10.1109/PACET.2017.8259961\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The expected transition towards all-optical packet flow routers, that conform to the strict latency and bandwidth requirements of DataCenter applications, is closely related to the realization of integrated optical delay line buffers, as well as Time Slot Interchangers to provide the necessary contention resolution functions. However, existing delay line implementations, provide limited buffering time, or require large footprint, due to the technology platform. We present integrated Silicon-on-Insulator spiral waveguides as all-optical delay line buffer and time-slot-interchanger. The three different delay lines induce delays of 6.5nsec, 11.3nsec and 17.2nsec, respectively. Two differentially-biased SOA-MZI wavelength converters and integrated delay lines used for optical buffering from 6.5nsec up to 17.2nsec and successful time-slot rearrangement of three data packets, both achieving error-free operation at 10Gb/s.\",\"PeriodicalId\":171095,\"journal\":{\"name\":\"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PACET.2017.8259961\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Panhellenic Conference on Electronics and Telecommunications (PACET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PACET.2017.8259961","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Implementation of an all-optical buffer & TimeSlot-interchanger based on integrated SOI delay lines
The expected transition towards all-optical packet flow routers, that conform to the strict latency and bandwidth requirements of DataCenter applications, is closely related to the realization of integrated optical delay line buffers, as well as Time Slot Interchangers to provide the necessary contention resolution functions. However, existing delay line implementations, provide limited buffering time, or require large footprint, due to the technology platform. We present integrated Silicon-on-Insulator spiral waveguides as all-optical delay line buffer and time-slot-interchanger. The three different delay lines induce delays of 6.5nsec, 11.3nsec and 17.2nsec, respectively. Two differentially-biased SOA-MZI wavelength converters and integrated delay lines used for optical buffering from 6.5nsec up to 17.2nsec and successful time-slot rearrangement of three data packets, both achieving error-free operation at 10Gb/s.