带双通孔插入的多电压岛型x时钟树结构的电源感知

Chia-Chun Tsai, Trong-Yen Lee
{"title":"带双通孔插入的多电压岛型x时钟树结构的电源感知","authors":"Chia-Chun Tsai, Trong-Yen Lee","doi":"10.1109/ACQED.2012.6320495","DOIUrl":null,"url":null,"abstract":"This paper proposes an algorithm to construct an X-clock tree with double via insertion that connects several voltage islands for power minimization. We first construct the X-clock tree for each voltage island and make double via insertion for this tree to improve yield and reliability. Then we combine these X-clock trees based on a well-defined connection with inserted level shifters to reduce power. The delay effect due to total number of vias is also accounted. Experimental results show that X-clock tree based on multi-voltage islands has 22.46% and 5.41% respectively in power and delay less than that of single voltage island.","PeriodicalId":161858,"journal":{"name":"2012 4th Asia Symposium on Quality Electronic Design (ASQED)","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Power awareness for multi-voltage island X-clock tree construction with double-via insertion\",\"authors\":\"Chia-Chun Tsai, Trong-Yen Lee\",\"doi\":\"10.1109/ACQED.2012.6320495\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes an algorithm to construct an X-clock tree with double via insertion that connects several voltage islands for power minimization. We first construct the X-clock tree for each voltage island and make double via insertion for this tree to improve yield and reliability. Then we combine these X-clock trees based on a well-defined connection with inserted level shifters to reduce power. The delay effect due to total number of vias is also accounted. Experimental results show that X-clock tree based on multi-voltage islands has 22.46% and 5.41% respectively in power and delay less than that of single voltage island.\",\"PeriodicalId\":161858,\"journal\":{\"name\":\"2012 4th Asia Symposium on Quality Electronic Design (ASQED)\",\"volume\":\"70 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-07-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 4th Asia Symposium on Quality Electronic Design (ASQED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACQED.2012.6320495\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 4th Asia Symposium on Quality Electronic Design (ASQED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACQED.2012.6320495","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种构造双通路插入的x时钟树的算法,该算法将多个电压岛连接起来以实现功率最小化。我们首先为每个电压岛构建x时钟树,并对该树进行双通孔插入,以提高良率和可靠性。然后,我们将这些x时钟树与插入的电平移位器结合在一起,以降低功耗。由于总过孔数的延迟效应也被考虑在内。实验结果表明,基于多电压岛的x时钟树比基于单电压岛的x时钟树功耗和时延分别降低22.46%和5.41%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Power awareness for multi-voltage island X-clock tree construction with double-via insertion
This paper proposes an algorithm to construct an X-clock tree with double via insertion that connects several voltage islands for power minimization. We first construct the X-clock tree for each voltage island and make double via insertion for this tree to improve yield and reliability. Then we combine these X-clock trees based on a well-defined connection with inserted level shifters to reduce power. The delay effect due to total number of vias is also accounted. Experimental results show that X-clock tree based on multi-voltage islands has 22.46% and 5.41% respectively in power and delay less than that of single voltage island.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信