Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot
{"title":"基于高速LDPC的C-RAN光前传解码器结构和高速ADC","authors":"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot","doi":"10.1109/ICCCE.2016.88","DOIUrl":null,"url":null,"abstract":"In this paper we study the design of LDPC decoding scheme for very high throughput optical communications for a full self-seeded optical architecture dedicated to cloud radio access network (C-RAN). The objective of this paper is to demonstrate the potentiality of Bit Flipping (BF) algorithms. It is shown that the Gradient Descent Bit Flipping (GDBF) algorithm with a little improvement is suitable for high speed applications. With a simple high-speed two-bit Analog to Digital Convertor (ADC) we show that we can obtain a BER of as low as 10-9 for an input BER of 10-4. Furthermore, the proposed decoder achieves a BER of at least 10-7 after just one iteration. It is necessary for real time applications to reduce the decoding delay. We propose a simple FPGA implementation that gives 500 Mb/s. The guidelines are also suggested to increase the throughput up to 2.5 Gb/s, required by CRAN application.","PeriodicalId":360454,"journal":{"name":"2016 International Conference on Computer and Communication Engineering (ICCCE)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High Rate LDPC Based Decoder Architectures with High Speed ADC for C-RAN Optical Fronthaul\",\"authors\":\"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot\",\"doi\":\"10.1109/ICCCE.2016.88\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we study the design of LDPC decoding scheme for very high throughput optical communications for a full self-seeded optical architecture dedicated to cloud radio access network (C-RAN). The objective of this paper is to demonstrate the potentiality of Bit Flipping (BF) algorithms. It is shown that the Gradient Descent Bit Flipping (GDBF) algorithm with a little improvement is suitable for high speed applications. With a simple high-speed two-bit Analog to Digital Convertor (ADC) we show that we can obtain a BER of as low as 10-9 for an input BER of 10-4. Furthermore, the proposed decoder achieves a BER of at least 10-7 after just one iteration. It is necessary for real time applications to reduce the decoding delay. We propose a simple FPGA implementation that gives 500 Mb/s. The guidelines are also suggested to increase the throughput up to 2.5 Gb/s, required by CRAN application.\",\"PeriodicalId\":360454,\"journal\":{\"name\":\"2016 International Conference on Computer and Communication Engineering (ICCCE)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Conference on Computer and Communication Engineering (ICCCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCCE.2016.88\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on Computer and Communication Engineering (ICCCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCE.2016.88","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
High Rate LDPC Based Decoder Architectures with High Speed ADC for C-RAN Optical Fronthaul
In this paper we study the design of LDPC decoding scheme for very high throughput optical communications for a full self-seeded optical architecture dedicated to cloud radio access network (C-RAN). The objective of this paper is to demonstrate the potentiality of Bit Flipping (BF) algorithms. It is shown that the Gradient Descent Bit Flipping (GDBF) algorithm with a little improvement is suitable for high speed applications. With a simple high-speed two-bit Analog to Digital Convertor (ADC) we show that we can obtain a BER of as low as 10-9 for an input BER of 10-4. Furthermore, the proposed decoder achieves a BER of at least 10-7 after just one iteration. It is necessary for real time applications to reduce the decoding delay. We propose a simple FPGA implementation that gives 500 Mb/s. The guidelines are also suggested to increase the throughput up to 2.5 Gb/s, required by CRAN application.