S. Chu, K. Chew, W. Loh, Y.M. Wang, B.G. Onn, Y. Ju, J. Zhang, K. Shao
{"title":"采用不同钝化方案的厚顶金属实现了高质量因数的硅集成螺旋电感","authors":"S. Chu, K. Chew, W. Loh, Y.M. Wang, B.G. Onn, Y. Ju, J. Zhang, K. Shao","doi":"10.1109/VTSA.2001.934506","DOIUrl":null,"url":null,"abstract":"A novel approach combining 2 /spl mu/m thick top metal, stacked design and different passivation schemes has been adopted to realize high quality factor (Q) inductors fabricated using a conventional 0.25 /spl mu/m 5-level metal CMOS technology. Q-factor enhancement of greater than 50% at 2.45 GHz has been achieved. It has been found that the passivation scheme utilizing 17 k/spl Aring/ of high density plasma (HDP) oxide is most effective in boosting the Q-factor. The above highlighted techniques can be easily implemented in any standard CMOS technology without additional increase in cost to the end-users.","PeriodicalId":388391,"journal":{"name":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High quality factor silicon-integrated spiral inductors achieved by using thick top metal with different passivation schemes\",\"authors\":\"S. Chu, K. Chew, W. Loh, Y.M. Wang, B.G. Onn, Y. Ju, J. Zhang, K. Shao\",\"doi\":\"10.1109/VTSA.2001.934506\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel approach combining 2 /spl mu/m thick top metal, stacked design and different passivation schemes has been adopted to realize high quality factor (Q) inductors fabricated using a conventional 0.25 /spl mu/m 5-level metal CMOS technology. Q-factor enhancement of greater than 50% at 2.45 GHz has been achieved. It has been found that the passivation scheme utilizing 17 k/spl Aring/ of high density plasma (HDP) oxide is most effective in boosting the Q-factor. The above highlighted techniques can be easily implemented in any standard CMOS technology without additional increase in cost to the end-users.\",\"PeriodicalId\":388391,\"journal\":{\"name\":\"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-04-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTSA.2001.934506\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2001.934506","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
摘要
利用传统的0.25 /spl μ m 5级金属CMOS技术,采用2 /spl μ m厚的顶部金属、堆叠设计和不同的钝化方案,实现了高品质因数(Q)电感。在2.45 GHz时,q因子增强超过50%。研究发现,采用17 k/spl的高密度等离子体(HDP)氧化物钝化方案对提高q因子最有效。上述突出的技术可以很容易地在任何标准CMOS技术中实现,而不会增加最终用户的成本。
High quality factor silicon-integrated spiral inductors achieved by using thick top metal with different passivation schemes
A novel approach combining 2 /spl mu/m thick top metal, stacked design and different passivation schemes has been adopted to realize high quality factor (Q) inductors fabricated using a conventional 0.25 /spl mu/m 5-level metal CMOS technology. Q-factor enhancement of greater than 50% at 2.45 GHz has been achieved. It has been found that the passivation scheme utilizing 17 k/spl Aring/ of high density plasma (HDP) oxide is most effective in boosting the Q-factor. The above highlighted techniques can be easily implemented in any standard CMOS technology without additional increase in cost to the end-users.