C. Ryu, Dong Hun Lee, H. Chi, Kyoung Su Kwan, Tae Hoon Kim, Ju Sung Park
{"title":"数字音频DSP核心的设计","authors":"C. Ryu, Dong Hun Lee, H. Chi, Kyoung Su Kwan, Tae Hoon Kim, Ju Sung Park","doi":"10.1109/IFOST.2006.312246","DOIUrl":null,"url":null,"abstract":"This paper describes the architecture and design procedure of a DSP (digital signal processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 127 instructions. Some of the instructions are specially designed for the audio signal processing. Almost instructions are completed within a single cycle. The designed DSP has been verified by comparing the results from CBS (cycle based simulator) and those of HDL simulation through the single instruction set test and the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm. The DSP core is implemented in FPGA using ALTERA Excalibur device and operates at 4MHz.","PeriodicalId":103784,"journal":{"name":"2006 International Forum on Strategic Technology","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Design of Digital Audio DSP Core\",\"authors\":\"C. Ryu, Dong Hun Lee, H. Chi, Kyoung Su Kwan, Tae Hoon Kim, Ju Sung Park\",\"doi\":\"10.1109/IFOST.2006.312246\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the architecture and design procedure of a DSP (digital signal processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 127 instructions. Some of the instructions are specially designed for the audio signal processing. Almost instructions are completed within a single cycle. The designed DSP has been verified by comparing the results from CBS (cycle based simulator) and those of HDL simulation through the single instruction set test and the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm. The DSP core is implemented in FPGA using ALTERA Excalibur device and operates at 4MHz.\",\"PeriodicalId\":103784,\"journal\":{\"name\":\"2006 International Forum on Strategic Technology\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Forum on Strategic Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IFOST.2006.312246\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Forum on Strategic Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IFOST.2006.312246","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper describes the architecture and design procedure of a DSP (digital signal processor) for the digital audio applications. The suggested DSP has fixed 24bit data structure, 6 stage pipeline, and 127 instructions. Some of the instructions are specially designed for the audio signal processing. Almost instructions are completed within a single cycle. The designed DSP has been verified by comparing the results from CBS (cycle based simulator) and those of HDL simulation through the single instruction set test and the instruction combination test, and real audio applications. Finally, we confirm by the HDL simulation that the DSP carried out successfully out ADPCM and MPEG-2 AAC decoding algorithm. The DSP core is implemented in FPGA using ALTERA Excalibur device and operates at 4MHz.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
