稳定参考线(SRL)技术用于规模化dram

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI:10.1109/VLSIC.1989.1037508

K. Tsuchida, Y. Ogwaki, M. Ohta, D. Takashima, S. Watanabe

{"title":"稳定参考线(SRL)技术用于规模化dram","authors":"K. Tsuchida, Y. Ogwaki, M. Ohta, D. Takashima, S. Watanabe","doi":"10.1109/VLSIC.1989.1037508","DOIUrl":null,"url":null,"abstract":"The stabilized reference-line (SRL) technique, which reduces bit-line interference noise, is described. This technique can eliminate the capacitance coupling noise generated when the cell data are transferred to the bit line. As a result, the noise generated by the sensing timing difference, which is caused by the coupling noise, does not arise. Furthermore, the SRL technique can be realized by modifying the conventional folded bit-line architecture. Therefore, it is easy to apply the SRL technique to high-density DRAMs. >","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"The stabilized reference-line (SRL) technique for scaled DRAMs\",\"authors\":\"K. Tsuchida, Y. Ogwaki, M. Ohta, D. Takashima, S. Watanabe\",\"doi\":\"10.1109/VLSIC.1989.1037508\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The stabilized reference-line (SRL) technique, which reduces bit-line interference noise, is described. This technique can eliminate the capacitance coupling noise generated when the cell data are transferred to the bit line. As a result, the noise generated by the sensing timing difference, which is caused by the coupling noise, does not arise. Furthermore, the SRL technique can be realized by modifying the conventional folded bit-line architecture. Therefore, it is easy to apply the SRL technique to high-density DRAMs. >\",\"PeriodicalId\":136228,\"journal\":{\"name\":\"Symposium 1989 on VLSI Circuits\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1989 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1989.1037508\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037508","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 10

摘要

介绍了稳定参考线(SRL)技术，该技术可降低位线干扰噪声。该技术可以消除单元数据传输到位线时产生的电容耦合噪声。这样就不会产生由耦合噪声引起的传感时间差所产生的噪声。此外，SRL技术可以通过修改传统的折叠位线结构来实现。因此，SRL技术很容易应用于高密度dram。>

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

The stabilized reference-line (SRL) technique for scaled DRAMs

The stabilized reference-line (SRL) technique, which reduces bit-line interference noise, is described. This technique can eliminate the capacitance coupling noise generated when the cell data are transferred to the bit line. As a result, the noise generated by the sensing timing difference, which is caused by the coupling noise, does not arise. Furthermore, the SRL technique can be realized by modifying the conventional folded bit-line architecture. Therefore, it is easy to apply the SRL technique to high-density DRAMs. >

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Symposium 1989 on VLSI Circuits

自引率

0.00%

发文量