基于AI的PCB电路分析系统

K. Han, K. Watson
{"title":"基于AI的PCB电路分析系统","authors":"K. Han, K. Watson","doi":"10.1109/AUTEST.1991.197583","DOIUrl":null,"url":null,"abstract":"A parallel printed circuit board test system with artificial intelligence technique is discussed, and the algorithms for the intragroup test and the intergroup test are described. The basic idea is to read the standard connection status and compare it with the connection status of the test board. The concept of the expert system with the statistical analysis of the fault database is used to reduce the test time. The parallelism also reduces the test time. From the knowledge of the fault data, the fault trend can control activity at the manufacturing site. The test equipment is expandable by adding more controller and pin electronics.<<ETX>>","PeriodicalId":320001,"journal":{"name":"Conference Record AUTOTESTCON '91 IEEE Systems Readiness Technology Conference Improving Systems Effectiveness in the Changing Environment of the '90s","volume":"2013 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-09-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The PCB circuit analysis system based on AI\",\"authors\":\"K. Han, K. Watson\",\"doi\":\"10.1109/AUTEST.1991.197583\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A parallel printed circuit board test system with artificial intelligence technique is discussed, and the algorithms for the intragroup test and the intergroup test are described. The basic idea is to read the standard connection status and compare it with the connection status of the test board. The concept of the expert system with the statistical analysis of the fault database is used to reduce the test time. The parallelism also reduces the test time. From the knowledge of the fault data, the fault trend can control activity at the manufacturing site. The test equipment is expandable by adding more controller and pin electronics.<<ETX>>\",\"PeriodicalId\":320001,\"journal\":{\"name\":\"Conference Record AUTOTESTCON '91 IEEE Systems Readiness Technology Conference Improving Systems Effectiveness in the Changing Environment of the '90s\",\"volume\":\"2013 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-09-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record AUTOTESTCON '91 IEEE Systems Readiness Technology Conference Improving Systems Effectiveness in the Changing Environment of the '90s\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AUTEST.1991.197583\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record AUTOTESTCON '91 IEEE Systems Readiness Technology Conference Improving Systems Effectiveness in the Changing Environment of the '90s","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AUTEST.1991.197583","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

讨论了一种基于人工智能技术的并行印刷电路板测试系统,给出了组内测试和组间测试的算法。基本思路是读取标准连接状态,并将其与测试板的连接状态进行比较。采用专家系统的概念,结合故障数据库的统计分析,减少了测试时间。并行性还减少了测试时间。根据对故障数据的了解,故障趋势可以控制生产现场的活动。该测试设备可通过添加更多的控制器和引脚电子设备进行扩展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The PCB circuit analysis system based on AI
A parallel printed circuit board test system with artificial intelligence technique is discussed, and the algorithms for the intragroup test and the intergroup test are described. The basic idea is to read the standard connection status and compare it with the connection status of the test board. The concept of the expert system with the statistical analysis of the fault database is used to reduce the test time. The parallelism also reduces the test time. From the knowledge of the fault data, the fault trend can control activity at the manufacturing site. The test equipment is expandable by adding more controller and pin electronics.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信