F. Eshghabadi, H. A. Eshghabadi, N. Noh, M. T. Mustaffa, A. A. Manaf, O. Sidek
{"title":"一种低功耗高增益的2.45 ghz CMOS双级线性放大器","authors":"F. Eshghabadi, H. A. Eshghabadi, N. Noh, M. T. Mustaffa, A. A. Manaf, O. Sidek","doi":"10.1109/ICCIRCUITSANDSYSTEMS.2012.6408333","DOIUrl":null,"url":null,"abstract":"This paper presents a dual-stage LNA design which is enhanced for gain, linearity and noise figure under a certain power constraint. The LNA benefits from an inductively-degenerated cascode amplifier in the first stage which is followed by a common-source amplifier as the second stage. Two techniques are used to improve the linearity of this 24-dB gain LNA while maintaining the noise figure equal to 2 dB. An input 1-dB gain compression point of -21 dBm was achieved at 2.45-GHz operating frequency. The 0.13-μm CMOS LNA draws a 4-mA current from a 1.2-volt power supply.","PeriodicalId":325846,"journal":{"name":"2012 IEEE International Conference on Circuits and Systems (ICCAS)","volume":"149 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A low-power high-gain 2.45-GHz CMOS dual-stage LNA with linearity enhancement\",\"authors\":\"F. Eshghabadi, H. A. Eshghabadi, N. Noh, M. T. Mustaffa, A. A. Manaf, O. Sidek\",\"doi\":\"10.1109/ICCIRCUITSANDSYSTEMS.2012.6408333\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a dual-stage LNA design which is enhanced for gain, linearity and noise figure under a certain power constraint. The LNA benefits from an inductively-degenerated cascode amplifier in the first stage which is followed by a common-source amplifier as the second stage. Two techniques are used to improve the linearity of this 24-dB gain LNA while maintaining the noise figure equal to 2 dB. An input 1-dB gain compression point of -21 dBm was achieved at 2.45-GHz operating frequency. The 0.13-μm CMOS LNA draws a 4-mA current from a 1.2-volt power supply.\",\"PeriodicalId\":325846,\"journal\":{\"name\":\"2012 IEEE International Conference on Circuits and Systems (ICCAS)\",\"volume\":\"149 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International Conference on Circuits and Systems (ICCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCIRCUITSANDSYSTEMS.2012.6408333\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Conference on Circuits and Systems (ICCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCIRCUITSANDSYSTEMS.2012.6408333","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A low-power high-gain 2.45-GHz CMOS dual-stage LNA with linearity enhancement
This paper presents a dual-stage LNA design which is enhanced for gain, linearity and noise figure under a certain power constraint. The LNA benefits from an inductively-degenerated cascode amplifier in the first stage which is followed by a common-source amplifier as the second stage. Two techniques are used to improve the linearity of this 24-dB gain LNA while maintaining the noise figure equal to 2 dB. An input 1-dB gain compression point of -21 dBm was achieved at 2.45-GHz operating frequency. The 0.13-μm CMOS LNA draws a 4-mA current from a 1.2-volt power supply.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
