Ying Zhang, Minghui Ge, Xin Chen, Jiaqi Yao, Zhiming Mao
{"title":"盲HT:隐藏硬件木马信号跟踪跨多个顺序级别","authors":"Ying Zhang, Minghui Ge, Xin Chen, Jiaqi Yao, Zhiming Mao","doi":"10.1049/cds2.12088","DOIUrl":null,"url":null,"abstract":"<p>Modern electronic systems usually use third-party IP cores to build basic blocks. However, there may be Hardware Trojans (HTs) in IP cores, which will cause critical security problem. There are already many HT detection methods which claim to detect all publicly available HT benchmarks. But these methods can still be defeated by designing novel HTs. In this article, a method called Blinding HT is proposed, which camouflages itself as a normal circuit and is difficult to be triggered. The Blinding HT hides input signals of HT modules by tracing across multiple sequential levels. This method increases the influence of HT trigger inputs on output signals, so that trigger inputs are not be identified as redundant inputs. In this way, this approach can defeat the detection methods which identify weakly affecting trigger inputs and redundant trigger inputs across multiple sequential levels. As shown in the experimental results, the proposed HTs are hardly detected even by the novel HT detection approach based on machine learning algorithm. These HTs have small footprints on the design in terms of area and power to resist the side-channel effect analysis. The proposed HT has stealthiness, general applicability and imperceptibility.</p>","PeriodicalId":50386,"journal":{"name":"Iet Circuits Devices & Systems","volume":"16 1","pages":"105-115"},"PeriodicalIF":1.0000,"publicationDate":"2021-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/cds2.12088","citationCount":"0","resultStr":"{\"title\":\"Blinding HT: Hiding Hardware Trojan signals traced across multiple sequential levels\",\"authors\":\"Ying Zhang, Minghui Ge, Xin Chen, Jiaqi Yao, Zhiming Mao\",\"doi\":\"10.1049/cds2.12088\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p>Modern electronic systems usually use third-party IP cores to build basic blocks. However, there may be Hardware Trojans (HTs) in IP cores, which will cause critical security problem. There are already many HT detection methods which claim to detect all publicly available HT benchmarks. But these methods can still be defeated by designing novel HTs. In this article, a method called Blinding HT is proposed, which camouflages itself as a normal circuit and is difficult to be triggered. The Blinding HT hides input signals of HT modules by tracing across multiple sequential levels. This method increases the influence of HT trigger inputs on output signals, so that trigger inputs are not be identified as redundant inputs. In this way, this approach can defeat the detection methods which identify weakly affecting trigger inputs and redundant trigger inputs across multiple sequential levels. As shown in the experimental results, the proposed HTs are hardly detected even by the novel HT detection approach based on machine learning algorithm. These HTs have small footprints on the design in terms of area and power to resist the side-channel effect analysis. The proposed HT has stealthiness, general applicability and imperceptibility.</p>\",\"PeriodicalId\":50386,\"journal\":{\"name\":\"Iet Circuits Devices & Systems\",\"volume\":\"16 1\",\"pages\":\"105-115\"},\"PeriodicalIF\":1.0000,\"publicationDate\":\"2021-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ietresearch.onlinelibrary.wiley.com/doi/epdf/10.1049/cds2.12088\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Iet Circuits Devices & Systems\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://onlinelibrary.wiley.com/doi/10.1049/cds2.12088\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Iet Circuits Devices & Systems","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1049/cds2.12088","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
Modern electronic systems usually use third-party IP cores to build basic blocks. However, there may be Hardware Trojans (HTs) in IP cores, which will cause critical security problem. There are already many HT detection methods which claim to detect all publicly available HT benchmarks. But these methods can still be defeated by designing novel HTs. In this article, a method called Blinding HT is proposed, which camouflages itself as a normal circuit and is difficult to be triggered. The Blinding HT hides input signals of HT modules by tracing across multiple sequential levels. This method increases the influence of HT trigger inputs on output signals, so that trigger inputs are not be identified as redundant inputs. In this way, this approach can defeat the detection methods which identify weakly affecting trigger inputs and redundant trigger inputs across multiple sequential levels. As shown in the experimental results, the proposed HTs are hardly detected even by the novel HT detection approach based on machine learning algorithm. These HTs have small footprints on the design in terms of area and power to resist the side-channel effect analysis. The proposed HT has stealthiness, general applicability and imperceptibility.
期刊介绍:
IET Circuits, Devices & Systems covers the following topics:
Circuit theory and design, circuit analysis and simulation, computer aided design
Filters (analogue and switched capacitor)
Circuit implementations, cells and architectures for integration including VLSI
Testability, fault tolerant design, minimisation of circuits and CAD for VLSI
Novel or improved electronic devices for both traditional and emerging technologies including nanoelectronics and MEMs
Device and process characterisation, device parameter extraction schemes
Mathematics of circuits and systems theory
Test and measurement techniques involving electronic circuits, circuits for industrial applications, sensors and transducers