Linan Jiang, J. Koo, Shulin Zeng, J. Mikkelsen, Lianpei Zhang, Pengcheng Zhou, J. Santiago, T. Kenny, K. Goodson, J. Maveety, Q. A. Tran
{"title":"电动VLSI芯片冷却系统的两相微通道散热片","authors":"Linan Jiang, J. Koo, Shulin Zeng, J. Mikkelsen, Lianpei Zhang, Pengcheng Zhou, J. Santiago, T. Kenny, K. Goodson, J. Maveety, Q. A. Tran","doi":"10.1109/STHERM.2001.915168","DOIUrl":null,"url":null,"abstract":"The trend towards higher speed and greater integration of modern ICs requires improved cooling technology. This paper describes the design and characterization of a two-phase microchannel heat sink in an electrokinetic VLSI chip cooling system. The heat sink achieves a thermal resistance of 1 K/W for a 1.2 cm/spl times/1.2 cm silicon thermal test chip under open-loop operation with a water flow-rate of 5 ml/min. Preliminary tests show that a closed-loop EK-pumped system running at 1.2 ml/min and 12 psi removes 17.3 W, with heat rejection at an aluminum fin array. Further optimization of the microchannel dimensions and the working fluid operating pressure are expected to lower the resistance below 0.25 K/W.","PeriodicalId":307079,"journal":{"name":"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":"{\"title\":\"Two-phase microchannel heat sinks for an electrokinetic VLSI chip cooling system\",\"authors\":\"Linan Jiang, J. Koo, Shulin Zeng, J. Mikkelsen, Lianpei Zhang, Pengcheng Zhou, J. Santiago, T. Kenny, K. Goodson, J. Maveety, Q. A. Tran\",\"doi\":\"10.1109/STHERM.2001.915168\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The trend towards higher speed and greater integration of modern ICs requires improved cooling technology. This paper describes the design and characterization of a two-phase microchannel heat sink in an electrokinetic VLSI chip cooling system. The heat sink achieves a thermal resistance of 1 K/W for a 1.2 cm/spl times/1.2 cm silicon thermal test chip under open-loop operation with a water flow-rate of 5 ml/min. Preliminary tests show that a closed-loop EK-pumped system running at 1.2 ml/min and 12 psi removes 17.3 W, with heat rejection at an aluminum fin array. Further optimization of the microchannel dimensions and the working fluid operating pressure are expected to lower the resistance below 0.25 K/W.\",\"PeriodicalId\":307079,\"journal\":{\"name\":\"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-03-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"28\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/STHERM.2001.915168\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/STHERM.2001.915168","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Two-phase microchannel heat sinks for an electrokinetic VLSI chip cooling system
The trend towards higher speed and greater integration of modern ICs requires improved cooling technology. This paper describes the design and characterization of a two-phase microchannel heat sink in an electrokinetic VLSI chip cooling system. The heat sink achieves a thermal resistance of 1 K/W for a 1.2 cm/spl times/1.2 cm silicon thermal test chip under open-loop operation with a water flow-rate of 5 ml/min. Preliminary tests show that a closed-loop EK-pumped system running at 1.2 ml/min and 12 psi removes 17.3 W, with heat rejection at an aluminum fin array. Further optimization of the microchannel dimensions and the working fluid operating pressure are expected to lower the resistance below 0.25 K/W.