G. Schrom, P. Hazucha, F. Paillet, D. Gardner, S. T. Moon, T. Karnik
{"title":"单片集成DC-DC转换器的优化设计","authors":"G. Schrom, P. Hazucha, F. Paillet, D. Gardner, S. T. Moon, T. Karnik","doi":"10.1109/ICICDT.2006.220793","DOIUrl":null,"url":null,"abstract":"Increasing supply current of high-performance microprocessors and limited real-estate available for power delivery in mobile platforms have spurred research of monolithic integrated DC-DC converters. Based on a model for the three key power loss mechanisms we derive an analytical solution for the optimal DC-DC converter design, linking power efficiency directly to CMOS front-end parameters and inductor technology. Further analysis shows that source-drain leakage, skin effect, eddy currents, and routing parasitics, although significant, don't change the optimal design","PeriodicalId":447050,"journal":{"name":"2006 IEEE International Conference on IC Design and Technology","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"52","resultStr":"{\"title\":\"Optimal Design of Monolithic Integrated DC-DC Converters\",\"authors\":\"G. Schrom, P. Hazucha, F. Paillet, D. Gardner, S. T. Moon, T. Karnik\",\"doi\":\"10.1109/ICICDT.2006.220793\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Increasing supply current of high-performance microprocessors and limited real-estate available for power delivery in mobile platforms have spurred research of monolithic integrated DC-DC converters. Based on a model for the three key power loss mechanisms we derive an analytical solution for the optimal DC-DC converter design, linking power efficiency directly to CMOS front-end parameters and inductor technology. Further analysis shows that source-drain leakage, skin effect, eddy currents, and routing parasitics, although significant, don't change the optimal design\",\"PeriodicalId\":447050,\"journal\":{\"name\":\"2006 IEEE International Conference on IC Design and Technology\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"52\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on IC Design and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2006.220793\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on IC Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2006.220793","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Optimal Design of Monolithic Integrated DC-DC Converters
Increasing supply current of high-performance microprocessors and limited real-estate available for power delivery in mobile platforms have spurred research of monolithic integrated DC-DC converters. Based on a model for the three key power loss mechanisms we derive an analytical solution for the optimal DC-DC converter design, linking power efficiency directly to CMOS front-end parameters and inductor technology. Further analysis shows that source-drain leakage, skin effect, eddy currents, and routing parasitics, although significant, don't change the optimal design
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
