S. Hayakawa, M. Kakumu, A. Aono, T. Yoshida, K. Sato, K. Noguchu, T. Ohtani, T. Nakayama, T. Asami, S. Morita, M. Kinugawa, J. Matsunaga, K. Ochit
{"title":"基于0.5/spl mu/m器件的1Mb CMOS SRAM高可靠性高速设计","authors":"S. Hayakawa, M. Kakumu, A. Aono, T. Yoshida, K. Sato, K. Noguchu, T. Ohtani, T. Nakayama, T. Asami, S. Morita, M. Kinugawa, J. Matsunaga, K. Ochit","doi":"10.1109/VLSIC.1989.1037474","DOIUrl":null,"url":null,"abstract":"1. Inboduetiao A 13- 1Mb CMOS SRAM fabricated with uipk polysilicon, double metal layers and 0.5~ gate MOS FET's will be described. The RAM utilizes the divided double-word-line scheme and three stage sense ampli6ers for high-speed operation. MMWV~L performance of the RAM is enhanced by 0.5~ MOS devices fully used in the internal circuits. An on-chip voltage down converter ( VDC ) is well designed to supply the inled VCC of 3.3V and to maintain lhe nliability of 0.5~ devices at external 5V operation.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"High-reliability and high-speed design of 1Mb CMOS SRAM with 0.5/spl mu/m devices\",\"authors\":\"S. Hayakawa, M. Kakumu, A. Aono, T. Yoshida, K. Sato, K. Noguchu, T. Ohtani, T. Nakayama, T. Asami, S. Morita, M. Kinugawa, J. Matsunaga, K. Ochit\",\"doi\":\"10.1109/VLSIC.1989.1037474\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"1. Inboduetiao A 13- 1Mb CMOS SRAM fabricated with uipk polysilicon, double metal layers and 0.5~ gate MOS FET's will be described. The RAM utilizes the divided double-word-line scheme and three stage sense ampli6ers for high-speed operation. MMWV~L performance of the RAM is enhanced by 0.5~ MOS devices fully used in the internal circuits. An on-chip voltage down converter ( VDC ) is well designed to supply the inled VCC of 3.3V and to maintain lhe nliability of 0.5~ devices at external 5V operation.\",\"PeriodicalId\":136228,\"journal\":{\"name\":\"Symposium 1989 on VLSI Circuits\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1989 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1989.1037474\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037474","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
High-reliability and high-speed design of 1Mb CMOS SRAM with 0.5/spl mu/m devices
1. Inboduetiao A 13- 1Mb CMOS SRAM fabricated with uipk polysilicon, double metal layers and 0.5~ gate MOS FET's will be described. The RAM utilizes the divided double-word-line scheme and three stage sense ampli6ers for high-speed operation. MMWV~L performance of the RAM is enhanced by 0.5~ MOS devices fully used in the internal circuits. An on-chip voltage down converter ( VDC ) is well designed to supply the inled VCC of 3.3V and to maintain lhe nliability of 0.5~ devices at external 5V operation.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
