低寄生和兼容系统接口的高电压SiC功率模块

Xiaoling Li, Yuxiang Chen, Yuheng Wu, Hao Chen, W. Weber, Adel Nasiri, R. Cuzner, Yue Zhao, A. Mantooth
{"title":"低寄生和兼容系统接口的高电压SiC功率模块","authors":"Xiaoling Li, Yuxiang Chen, Yuheng Wu, Hao Chen, W. Weber, Adel Nasiri, R. Cuzner, Yue Zhao, A. Mantooth","doi":"10.1109/APEC43599.2022.9773726","DOIUrl":null,"url":null,"abstract":"SiC power Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) are strong candidates to replace Si devices in high voltage applications. Their high breakdown voltage and high switching frequency characteristics enable a drastic enhancement in power density and a significant reduction in complexity of the power electric system. However, proper power module packaging is critical to meet the sufficient insulation distance while simultaneously minimizing parasitics, especially at the module-system interface. This paper addresses the criticality effect of terminal arrangement on 10 kV power module performance. Three kinds of typical module layouts are compared in terms of system interface and parasitics. Thus, a concept of arranging terminals into groups according to the electric potential is proposed to provide a compact module layout with sufficient insulation. Based on this concept, an optimized terminal layout with low commutation loop inductance and attractive module-system interface is recommended for high voltage power module design.","PeriodicalId":127006,"journal":{"name":"2022 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"High Voltage SiC Power Module Optimized for Low Parasitics and Compatible System Interface\",\"authors\":\"Xiaoling Li, Yuxiang Chen, Yuheng Wu, Hao Chen, W. Weber, Adel Nasiri, R. Cuzner, Yue Zhao, A. Mantooth\",\"doi\":\"10.1109/APEC43599.2022.9773726\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SiC power Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) are strong candidates to replace Si devices in high voltage applications. Their high breakdown voltage and high switching frequency characteristics enable a drastic enhancement in power density and a significant reduction in complexity of the power electric system. However, proper power module packaging is critical to meet the sufficient insulation distance while simultaneously minimizing parasitics, especially at the module-system interface. This paper addresses the criticality effect of terminal arrangement on 10 kV power module performance. Three kinds of typical module layouts are compared in terms of system interface and parasitics. Thus, a concept of arranging terminals into groups according to the electric potential is proposed to provide a compact module layout with sufficient insulation. Based on this concept, an optimized terminal layout with low commutation loop inductance and attractive module-system interface is recommended for high voltage power module design.\",\"PeriodicalId\":127006,\"journal\":{\"name\":\"2022 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-03-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEC43599.2022.9773726\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC43599.2022.9773726","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

SiC功率金属氧化物半导体场效应晶体管(mosfet)是在高压应用中取代Si器件的有力候选器件。它们的高击穿电压和高开关频率特性使功率密度显著增强,并显著降低电力系统的复杂性。然而,适当的电源模块封装对于满足足够的绝缘距离,同时最大限度地减少寄生至关重要,特别是在模块-系统接口。本文讨论了端子布置对10kv功率模块性能的临界影响。从系统接口和寄生性两方面比较了三种典型的模块布局。因此,提出了根据电势排列端子分组的概念,以提供具有足够绝缘的紧凑模块布局。在此基础上,针对高压电源模块的设计,提出了一种具有低换相环路电感和有吸引力的模块-系统接口的优化端子布局。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High Voltage SiC Power Module Optimized for Low Parasitics and Compatible System Interface
SiC power Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) are strong candidates to replace Si devices in high voltage applications. Their high breakdown voltage and high switching frequency characteristics enable a drastic enhancement in power density and a significant reduction in complexity of the power electric system. However, proper power module packaging is critical to meet the sufficient insulation distance while simultaneously minimizing parasitics, especially at the module-system interface. This paper addresses the criticality effect of terminal arrangement on 10 kV power module performance. Three kinds of typical module layouts are compared in terms of system interface and parasitics. Thus, a concept of arranging terminals into groups according to the electric potential is proposed to provide a compact module layout with sufficient insulation. Based on this concept, an optimized terminal layout with low commutation loop inductance and attractive module-system interface is recommended for high voltage power module design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信