像素并行视觉芯片上20000帧/秒的视觉运动放大

Junxian He, Xichuan Zhou, Yingcheng Lin, C. Sun, Cong Shi, N. Wu, Gang Luo
{"title":"像素并行视觉芯片上20000帧/秒的视觉运动放大","authors":"Junxian He, Xichuan Zhou, Yingcheng Lin, C. Sun, Cong Shi, N. Wu, Gang Luo","doi":"10.1109/ASICON47005.2019.8983493","DOIUrl":null,"url":null,"abstract":"This paper proposes a pixel-parallel Eulerian Video Magnification (EVM) algorithm for vision chips. The proposed algorithm is optimized for the stereotyped programmable pixel-parallel array processor architecture favored by high-speed vision chips. We also propose an improved pixel-parallel array processor with alternative image border padding modes to satisfy various algorithm requirements. We implemented an FPGA prototype of an improved 128 × 128 pixel-parallel array processor to run the proposed optimized EVM algorithm with a 120 MHz clock. Experimental results show that our pixel-parallel system can magnify subtle motion clues at a very high speed up to 20, 000 frames per second (fps).","PeriodicalId":319342,"journal":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"20, 000-fps Visual Motion Magnification on Pixel-parallel Vision Chip\",\"authors\":\"Junxian He, Xichuan Zhou, Yingcheng Lin, C. Sun, Cong Shi, N. Wu, Gang Luo\",\"doi\":\"10.1109/ASICON47005.2019.8983493\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a pixel-parallel Eulerian Video Magnification (EVM) algorithm for vision chips. The proposed algorithm is optimized for the stereotyped programmable pixel-parallel array processor architecture favored by high-speed vision chips. We also propose an improved pixel-parallel array processor with alternative image border padding modes to satisfy various algorithm requirements. We implemented an FPGA prototype of an improved 128 × 128 pixel-parallel array processor to run the proposed optimized EVM algorithm with a 120 MHz clock. Experimental results show that our pixel-parallel system can magnify subtle motion clues at a very high speed up to 20, 000 frames per second (fps).\",\"PeriodicalId\":319342,\"journal\":{\"name\":\"2019 IEEE 13th International Conference on ASIC (ASICON)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 13th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON47005.2019.8983493\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 13th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON47005.2019.8983493","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

提出了一种用于视觉芯片的像素并行欧拉视频放大(EVM)算法。该算法针对高速视觉芯片青睐的可编程像素并行阵列处理器架构进行了优化。我们还提出了一种改进的像素并行阵列处理器,具有可选的图像边框填充模式,以满足各种算法要求。我们实现了一个改进的128 × 128像素并行阵列处理器的FPGA原型,以运行所提出的优化EVM算法,时钟为120 MHz。实验结果表明,我们的像素并行系统可以以高达每秒2万帧的速度放大细微的运动线索。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
20, 000-fps Visual Motion Magnification on Pixel-parallel Vision Chip
This paper proposes a pixel-parallel Eulerian Video Magnification (EVM) algorithm for vision chips. The proposed algorithm is optimized for the stereotyped programmable pixel-parallel array processor architecture favored by high-speed vision chips. We also propose an improved pixel-parallel array processor with alternative image border padding modes to satisfy various algorithm requirements. We implemented an FPGA prototype of an improved 128 × 128 pixel-parallel array processor to run the proposed optimized EVM algorithm with a 120 MHz clock. Experimental results show that our pixel-parallel system can magnify subtle motion clues at a very high speed up to 20, 000 frames per second (fps).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信