人工神经网络并发错误检测的一种算法

Workshop on VLSI Signal Processing Pub Date : 1992-10-28 DOI:10.1109/VLSISP.1992.641084

V. Piuri

{"title":"人工神经网络并发错误检测的一种算法","authors":"V. Piuri","doi":"10.1109/VLSISP.1992.641084","DOIUrl":null,"url":null,"abstract":"Fault tolerance is a basic issue for VLSI implementation of artificial neural networks dedicated to mission-critical applications. In this paper, we propose a high-level approach to concurrent error detection: our technique is based upon the behavioral definition of the neural computation and abstracts from the specific architectural and technological implementation.","PeriodicalId":210565,"journal":{"name":"Workshop on VLSI Signal Processing","volume":"100 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An Algorithmic Approach To Concurrent Error Detection In Artificial Neural Networks\",\"authors\":\"V. Piuri\",\"doi\":\"10.1109/VLSISP.1992.641084\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fault tolerance is a basic issue for VLSI implementation of artificial neural networks dedicated to mission-critical applications. In this paper, we propose a high-level approach to concurrent error detection: our technique is based upon the behavioral definition of the neural computation and abstracts from the specific architectural and technological implementation.\",\"PeriodicalId\":210565,\"journal\":{\"name\":\"Workshop on VLSI Signal Processing\",\"volume\":\"100 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-10-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Workshop on VLSI Signal Processing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSISP.1992.641084\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Workshop on VLSI Signal Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSISP.1992.641084","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 6

摘要

容错是VLSI实现用于关键任务应用的人工神经网络的基本问题。在本文中，我们提出了一种高级的并发错误检测方法:我们的技术基于神经计算的行为定义，并从特定的体系结构和技术实现中抽象出来。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An Algorithmic Approach To Concurrent Error Detection In Artificial Neural Networks

Fault tolerance is a basic issue for VLSI implementation of artificial neural networks dedicated to mission-critical applications. In this paper, we propose a high-level approach to concurrent error detection: our technique is based upon the behavioral definition of the neural computation and abstracts from the specific architectural and technological implementation.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Workshop on VLSI Signal Processing

自引率

0.00%

发文量