Joffrey Kriegel, A. Pegatoquet, M. Auguin, Florian Broekaert
{"title":"用于快速性能评估的高级混合硬件/软件建模框架","authors":"Joffrey Kriegel, A. Pegatoquet, M. Auguin, Florian Broekaert","doi":"10.1109/NEWCAS.2012.6328999","DOIUrl":null,"url":null,"abstract":"This paper presents a high level mixed hardware/-software modeling framework for rapid performance estimation. Our approach deals with both mono-processor and multi-threaded application for multi-core processors. Mechanisms such as parallelism and preemption are handled to simulate the correct behavior of the architecture. Obtained results show an error margin of less than 20% of estimation performance for several applications running on different hardware platforms.","PeriodicalId":122918,"journal":{"name":"10th IEEE International NEWCAS Conference","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A high level mixed hardware/software modeling framework for rapid performance estimation\",\"authors\":\"Joffrey Kriegel, A. Pegatoquet, M. Auguin, Florian Broekaert\",\"doi\":\"10.1109/NEWCAS.2012.6328999\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a high level mixed hardware/-software modeling framework for rapid performance estimation. Our approach deals with both mono-processor and multi-threaded application for multi-core processors. Mechanisms such as parallelism and preemption are handled to simulate the correct behavior of the architecture. Obtained results show an error margin of less than 20% of estimation performance for several applications running on different hardware platforms.\",\"PeriodicalId\":122918,\"journal\":{\"name\":\"10th IEEE International NEWCAS Conference\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"10th IEEE International NEWCAS Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEWCAS.2012.6328999\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"10th IEEE International NEWCAS Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEWCAS.2012.6328999","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A high level mixed hardware/software modeling framework for rapid performance estimation
This paper presents a high level mixed hardware/-software modeling framework for rapid performance estimation. Our approach deals with both mono-processor and multi-threaded application for multi-core processors. Mechanisms such as parallelism and preemption are handled to simulate the correct behavior of the architecture. Obtained results show an error margin of less than 20% of estimation performance for several applications running on different hardware platforms.